Pith. sign in

Paper Citation Record · LEDGER

SPECS: Speciated Evolutionary Circuit Synthesis

As of 13 August 2026, this Paper Citation Record lists 34 of 34 outbound references and 0 inbound Pith citation observations for arXiv:2607.14027.

A citation records a reference. It does not transfer a finding from one paper to another.

pith.paper-citation-record.v1
2607.14027 v1

Coverage vector

measured 34 of 34 reference resolution

Typed states for the displayed outbound observations.

Source: paper_references, paper_reference_links, observed 2026-08-02T03:01:40.693836Z

measured 34 of 34 standing notices

One-hop event checks from named stored sources.

Source: scholarly_work_events, retraction_status_cache, observed 2026-08-13T06:32:02.005865+00:00

measured 0 of 0 inbound itemization

Pith citing papers itemized under the disclosed page cap.

Source: paper_references, paper_reference_links

measured 0 of 1 external citation measurements

A source-named dated measurement, never combined with another source.

Source: cited_works

Reference resolution

34 of 34 outbound references displayed

  • verified exact1
  • verified fuzzy0
  • unresolved32
  • parse uncertain0
  • malformed identifier1
  • metadata mismatch0

External citation measurements

No source-named external measurement is stored.

Outbound references

Observation 5d2b50f1-f3ea-401e-9edf-81b3058bd250 · outbound

This paper cites Evolving neural networks through augment- ing topologies,.

SPECS: Speciated Evolutionary Circuit Synthesis Evolving neural networks through augment- ing topologies,

Reference 1

Resolution
unresolved
no resolver link, observed 2026-08-02T03:01:35.934682Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-02T03:01:35.934682Z digest=sha256:6efc122b8e6e64ec880098f7c822a0673f347669f3dc52d2fc9b1861a5233b65

Observation 010b0030-c932-4604-95c0-638b0ebf934e · outbound

This paper cites Jespers and B.

SPECS: Speciated Evolutionary Circuit Synthesis Jespers and B

Reference 2

Resolution
unresolved
no resolver link, observed 2026-08-02T03:01:36.074069Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-02T03:01:36.074069Z digest=sha256:6d47f0429514d513d4d20dc5a73d81255b5d971cfa06576bb25faf9b76feef85

Observation ffe348da-f283-4bb3-88ba-0b854cdff687 · outbound

This paper cites Razavi,Design of Analog CMOS Integrated Circuits, 2nd ed.

SPECS: Speciated Evolutionary Circuit Synthesis Razavi,Design of Analog CMOS Integrated Circuits, 2nd ed

Reference 3

Resolution
unresolved
no resolver link, observed 2026-08-02T03:01:36.245321Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-02T03:01:36.245321Z digest=sha256:700a56ca99a4adad95cdc868d72467dd5665e593e0845f781e127b05461e3252

Observation 9547c729-d8e4-4b16-ac89-79c3dd2c3b95 · outbound

This paper cites an unresolved cited work.

SPECS: Speciated Evolutionary Circuit Synthesis Unresolved cited work

Reference 4

Resolution
unresolved
no resolver link, observed 2026-08-02T03:01:36.428389Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-02T03:01:36.428389Z digest=sha256:54bcbb4d47dd5dd44dab79ec734c3f2bee2d035cf3d161721f059057b9217b7b

Observation 272efd23-3d42-4dff-a7b0-fba6a16dc7ac · outbound

This paper cites Lavagno, L.

SPECS: Speciated Evolutionary Circuit Synthesis Lavagno, L

Reference 5

Resolution
unresolved
no resolver link, observed 2026-08-02T03:01:36.595060Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-02T03:01:36.595060Z digest=sha256:76dad7a968b753adc4a7672d979a51331b009c267e629b6486b23a787c4ef751

Observation eaf5a4dd-bc97-4a51-aa17-bdf6c8bc3b95 · outbound

This paper cites Barros, J.

SPECS: Speciated Evolutionary Circuit Synthesis Barros, J

Reference 6

Resolution
unresolved
no resolver link, observed 2026-08-02T03:01:36.762787Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-02T03:01:36.762787Z digest=sha256:3d5b7eb2d9ad723ae708195978178fa4cf68a1178923273e813a00416420b7f0

Observation 470e2887-515a-44bc-8157-a4dc13b1003f · outbound

This paper cites Applications of evolutionary algorithms in the design automation of analog integrated circuits,.

SPECS: Speciated Evolutionary Circuit Synthesis Applications of evolutionary algorithms in the design automation of analog integrated circuits,

Reference 7

Resolution
unresolved
no resolver link, observed 2026-08-02T03:01:36.874892Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-02T03:01:36.874892Z digest=sha256:f21f1f3fd33aa44d9b8e89b06f0624cc7d135eda2bd12655c6c60e9d16f8de73

Observation 6577095e-c1a0-4505-b841-aceef8687f41 · outbound

This paper cites Analog circuit optimization system based on hybrid evolutionary algorithms,.

SPECS: Speciated Evolutionary Circuit Synthesis Analog circuit optimization system based on hybrid evolutionary algorithms,

Reference 8

Resolution
unresolved
no resolver link, observed 2026-08-02T03:01:36.991331Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-02T03:01:36.991331Z digest=sha256:4ef4528e17d93ef49c31f877af0e974e230bd4bf6ecce02033d149f7241b7ae2

Observation ea34bfd5-c71c-4b80-907a-dfaa8164b183 · outbound

This paper cites An analog circuit design and optimiza- tion system with rule-guided genetic algorithm,.

SPECS: Speciated Evolutionary Circuit Synthesis An analog circuit design and optimiza- tion system with rule-guided genetic algorithm,

Reference 9

Resolution
unresolved
no resolver link, observed 2026-08-02T03:01:37.091542Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-02T03:01:37.091542Z digest=sha256:7c567952cf0f2d184893898a1df26100ef6e773d4c60de2266b40aad6bb069a1

Observation 33a5976e-8cb2-4d2e-b517-81024c3c0066 · outbound

This paper cites A synthesis system for analog circuits based on evolutionary search and topological reuse,.

SPECS: Speciated Evolutionary Circuit Synthesis A synthesis system for analog circuits based on evolutionary search and topological reuse,

Reference 10

Resolution
unresolved
no resolver link, observed 2026-08-02T03:01:37.215256Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-02T03:01:37.215256Z digest=sha256:cbb2c7b2432d2f58b42b2e59555c0b56cbd9c14c0027be40c3262b8241c02927

Observation 8f238cb9-33aa-4d69-baf2-08dbde98ad66 · outbound

This paper cites Analog circuit design using genetic algorithms,.

SPECS: Speciated Evolutionary Circuit Synthesis Analog circuit design using genetic algorithms,

Reference 11

Resolution
unresolved
no resolver link, observed 2026-08-02T03:01:37.376919Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-02T03:01:37.376919Z digest=sha256:ab3be0748642aa9fc1ffaca33c35355639c20360bf03f3a310a4beaff5d2c06a

Observation eaa79a71-3986-4323-985b-f36ad237663a · outbound

This paper cites Analog circuit design optimization based on evolutionary algorithms,.

SPECS: Speciated Evolutionary Circuit Synthesis Analog circuit design optimization based on evolutionary algorithms,

Reference 12

Resolution
verified exact
doi, observed 2026-08-02T03:03:24.095940Z

Source-reported events for the cited work

No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.

source=pdf_text observed=2026-08-02T03:01:37.544953Z digest=sha256:cfca2751fe2a5818bd253110359a8e54e5f0e5aa46695b373348bce70ba1573d

Observation 44d4b617-9b7c-483a-91a1-d2ddfec15375 · outbound

This paper cites A hybrid ga-sqp algorithm for analog circuits sizing,.

SPECS: Speciated Evolutionary Circuit Synthesis A hybrid ga-sqp algorithm for analog circuits sizing,

Reference 13

Resolution
unresolved
no resolver link, observed 2026-08-02T03:01:37.666970Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-02T03:01:37.666970Z digest=sha256:489c6afe251dc01a3b00de828b87f526de585a8d1f20587b8deef0300ec87e16

Observation 0e281cb8-a6cf-4700-a306-828cd7806e5a · outbound

This paper cites Performance evaluation of evolutionary algorithms for analog integrated circuit design optimisation,.

SPECS: Speciated Evolutionary Circuit Synthesis Performance evaluation of evolutionary algorithms for analog integrated circuit design optimisation,

Reference 14

Resolution
unresolved
no resolver link, observed 2026-08-02T03:01:37.827129Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-02T03:01:37.827129Z digest=sha256:8b616d2ffa4d9effcf3cfbdffb13606b8ff7e0aae1c6dcfe0a64acaf623ead8e

Observation 0d467758-b3cc-4f2e-ac7c-029bb1213e00 · outbound

This paper cites Machine learning driven global optimisation framework for analog circuit design,.

SPECS: Speciated Evolutionary Circuit Synthesis Machine learning driven global optimisation framework for analog circuit design,

Reference 15

Resolution
unresolved
no resolver link, observed 2026-08-02T03:01:37.988231Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-02T03:01:37.988231Z digest=sha256:a46a0c45d837452615c2d5508127248e98d11cb22f9b59c7c1a023fab6c0aa8e

Observation 4a2be1e8-c4ac-449a-a160-fc659a9f067e · outbound

This paper cites Circuit-centric Genetic Algorithm (CGA) for Analog and Radio-Frequency Circuit Optimization.

SPECS: Speciated Evolutionary Circuit Synthesis Circuit-centric Genetic Algorithm (CGA) for Analog and Radio-Frequency Circuit Optimization

Reference 16

Resolution
unresolved
no resolver link, observed 2026-08-02T03:01:38.149161Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-02T03:01:38.149161Z digest=sha256:35c2509290709987b40aed1df855fb977f399749a227e4f34c1f5b7f45b47491

Observation 0329bb37-837d-4db1-94a3-21e9629f42fd · outbound

This paper cites Darwin: Cmos opamp synthesis by means of a genetic algorithm,.

SPECS: Speciated Evolutionary Circuit Synthesis Darwin: Cmos opamp synthesis by means of a genetic algorithm,

Reference 17

Resolution
unresolved
no resolver link, observed 2026-08-02T03:01:38.229005Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-02T03:01:38.229005Z digest=sha256:5a7dfaa847d8d6c696abcca2cfe851ab36761b197f55602c2309abb817405cb8

Observation fe00eef9-4cad-47a2-9434-80a971052011 · outbound

This paper cites Gapsys: A ga-based tool for automated passive analog circuit synthesis,.

SPECS: Speciated Evolutionary Circuit Synthesis Gapsys: A ga-based tool for automated passive analog circuit synthesis,

Reference 18

Resolution
unresolved
no resolver link, observed 2026-08-02T03:01:38.235557Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-02T03:01:38.235557Z digest=sha256:04297806c345166c995d0b6f1d88b9a2cec66eef6f5926732d42abd4abacbbd6

Observation f852b396-f3e3-43ec-ac3b-7d2d360aadd6 · outbound

This paper cites Automated design of both the topology and sizing of analog electrical circuits using genetic programming,.

SPECS: Speciated Evolutionary Circuit Synthesis Automated design of both the topology and sizing of analog electrical circuits using genetic programming,

Reference 19

Resolution
unresolved
no resolver link, observed 2026-08-02T03:01:38.365684Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-02T03:01:38.365684Z digest=sha256:47d18c876e93fc06b5c07cf38f9a38f150aab07673a3f427be30278972537a5a

Observation f110655a-c951-46ac-8914-19ba2d34eb75 · outbound

This paper cites Automated analog circuit design using two-layer genetic programming,.

SPECS: Speciated Evolutionary Circuit Synthesis Automated analog circuit design using two-layer genetic programming,

Reference 20

Resolution
unresolved
no resolver link, observed 2026-08-02T03:01:38.726828Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-02T03:01:38.726828Z digest=sha256:34e436524539fe47125e4bcb1b8b0539d6978d3135ce72dabbfbb768a697d1ca

Observation 681ec3fd-9921-4b7f-b735-16506b167679 · outbound

This paper cites Automatic design of analog electronic circuits using grammatical evolution,.

SPECS: Speciated Evolutionary Circuit Synthesis Automatic design of analog electronic circuits using grammatical evolution,

Reference 21

Resolution
unresolved
no resolver link, observed 2026-08-02T03:01:38.878725Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-02T03:01:38.878725Z digest=sha256:d249760f0462af42467fd6ef80a3d7b4e759280a8c52fd4fd209a9082b952a03

Observation dfe89240-776f-4c38-b308-fa8e3eacd5fd · outbound

This paper cites Introducing modularity and homology in gram- matical evolution to address the analog electronic circuit design problem,.

SPECS: Speciated Evolutionary Circuit Synthesis Introducing modularity and homology in gram- matical evolution to address the analog electronic circuit design problem,

Reference 22

Resolution
unresolved
no resolver link, observed 2026-08-02T03:01:39.084382Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-02T03:01:39.084382Z digest=sha256:6742511fd9b99640f2ba65f223d2b87ca013b99e85a6b8bfde573d07abccb98e

Observation c24f961b-fb66-4cea-9988-57fc9c9ead90 · outbound

This paper cites Graco – a graph composer for integrated circuits,.

SPECS: Speciated Evolutionary Circuit Synthesis Graco – a graph composer for integrated circuits,

Reference 23

Resolution
unresolved
no resolver link, observed 2026-08-02T03:01:39.302361Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-02T03:01:39.302361Z digest=sha256:419220a5dedde88dbae81153228161600c6941f1d853c0b81f640c77975aa6a0

Observation 2450036b-9c37-42aa-bf0f-104eeeba1daa · outbound

This paper cites Spicemixer – netlist-level circuit evolution,.

SPECS: Speciated Evolutionary Circuit Synthesis Spicemixer – netlist-level circuit evolution,

Reference 24

Resolution
unresolved
no resolver link, observed 2026-08-02T03:01:39.540618Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-02T03:01:39.540618Z digest=sha256:bba57556dff1495a1d90a7af19183440289f06b84cc184ae7ae6cd9b05d04a63

Observation 4218e2f8-d504-466f-82a3-8aeecc3b9cd5 · outbound

This paper cites Parallel genetic algorithms: A useful survey,.

SPECS: Speciated Evolutionary Circuit Synthesis Parallel genetic algorithms: A useful survey,

Reference 25

Resolution
unresolved
no resolver link, observed 2026-08-02T03:01:39.670988Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-02T03:01:39.670988Z digest=sha256:a7067d3abe040ecd81163d2936165a1b52f258495a36cf9cab3d100e987b4528

Observation 15742172-c936-457b-a1ba-ca9d8ad51064 · outbound

This paper cites Sudholt,Parallel Evolutionary Algorithms.

SPECS: Speciated Evolutionary Circuit Synthesis Sudholt,Parallel Evolutionary Algorithms

Reference 26

Resolution
malformed identifier
no resolver link, observed 2026-08-02T03:01:39.785897Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-02T03:01:39.785897Z digest=sha256:d42c54d141e00023871e402eb9a0bac20685f1f7a1a7a626cc7508ef0246e350

Observation 1a301f8c-51f8-44fd-a30a-9302300bcb0d · outbound

This paper cites The island model genetic algorithm: On separabil- ity, population size and convergence,.

SPECS: Speciated Evolutionary Circuit Synthesis The island model genetic algorithm: On separabil- ity, population size and convergence,

Reference 27

Resolution
unresolved
no resolver link, observed 2026-08-02T03:01:39.905937Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-02T03:01:39.905937Z digest=sha256:604753950f775f6170512d3f577119d2a8f244eb0f2bf18327840a73e3639eb6

Observation 5f75b24a-93a5-47de-ab20-4238d9d3b188 · outbound

This paper cites Automated synthesis of computational circuits using genetic programming,.

SPECS: Speciated Evolutionary Circuit Synthesis Automated synthesis of computational circuits using genetic programming,

Reference 28

Resolution
unresolved
no resolver link, observed 2026-08-02T03:01:40.027918Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-02T03:01:40.027918Z digest=sha256:acb37a92a3926bc1277ddb9126e8a281894b2bf047392183fd3ab72ef3bf80fe

Observation 86045f87-2965-44a9-8974-caa51c006c50 · outbound

This paper cites Iterative refinement of computational circuits using genetic programming.

SPECS: Speciated Evolutionary Circuit Synthesis Iterative refinement of computational circuits using genetic programming

Reference 29

Resolution
unresolved
no resolver link, observed 2026-08-02T03:01:40.253652Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-02T03:01:40.253652Z digest=sha256:7ac855b17dc18a8ed346c88768acec255a2be1389ada56c3282e2cbf70a584e4

Observation 976a4610-a902-4157-b54b-15a1bce12b78 · outbound

This paper cites Challenging the evolutionary strategy for synthesis of analogue computational circuits,.

SPECS: Speciated Evolutionary Circuit Synthesis Challenging the evolutionary strategy for synthesis of analogue computational circuits,

Reference 30

Resolution
unresolved
no resolver link, observed 2026-08-02T03:01:40.409138Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-02T03:01:40.409138Z digest=sha256:504047c9330543ff32dee26989c4bdf46eba57978b0ea0fc614a72511c1a0022

Observation 1438f8f4-262c-4aa4-b13b-9d3b2b48967a · outbound

This paper cites Open-ended evolution to discover analogue circuits for beyond conven- tional applications,.

SPECS: Speciated Evolutionary Circuit Synthesis Open-ended evolution to discover analogue circuits for beyond conven- tional applications,

Reference 31

Resolution
unresolved
no resolver link, observed 2026-08-02T03:01:40.571030Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-02T03:01:40.571030Z digest=sha256:5096f1c6592d3e7f8e53947c59fff9353abe110e60adf667bda2fcbd11f1ea53

Observation a9309950-2643-4925-a5d8-dbfcfd06ee26 · outbound

This paper cites Analog electronic circuit synthesis using simulated annealing and geometric circuit evolution,.

SPECS: Speciated Evolutionary Circuit Synthesis Analog electronic circuit synthesis using simulated annealing and geometric circuit evolution,

Reference 32

Resolution
unresolved
no resolver link, observed 2026-08-02T03:01:40.693836Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-02T03:01:40.693836Z digest=sha256:b1b38ab0d52f5c061650fd8dd75a9a28f762d635ffd9d9040aa085fabf8a84da

Observation a5cb825b-2380-4554-b2f5-a9b682211333 · outbound

This paper cites Available: https://api.semanticscholar.org/CorpusID:15045531.

SPECS: Speciated Evolutionary Circuit Synthesis Available: https://api.semanticscholar.org/CorpusID:15045531

Reference 1996

Resolution
unresolved
no resolver link, observed 2026-08-02T03:01:38.533645Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-02T03:01:38.533645Z digest=sha256:c89c1393f4860658e4e7ccb3115a31e7b5b98c7232f217be1813631d0934cda9

Observation 5f9b4f18-bb00-4374-8f3e-4fd836e9a914 · outbound

This paper cites GraCo -- A Graph Composer for Integrated Circuits.

SPECS: Speciated Evolutionary Circuit Synthesis GraCo -- A Graph Composer for Integrated Circuits

Reference 2025

Resolution
unresolved
no resolver link, observed 2026-08-02T03:01:39.382590Z

Source-reported events for the cited work

Unavailable: canonical work link unavailable.

source=pdf_text observed=2026-08-02T03:01:39.382590Z digest=sha256:9ea31feb92ad07b148b973d3a9ebad52a7aeac0e1729067380a9866f9f3e2b5b

Pith citing papers

No inbound Pith citation observations are available.