pith. sign in

arxiv: 1506.01224 · v2 · pith:4L6LSUNSnew · submitted 2015-06-03 · ❄️ cond-mat.mes-hall · cond-mat.mtrl-sci

A planar Al-Si Schottky Barrier MOSFET operated at cryogenic temperatures

classification ❄️ cond-mat.mes-hall cond-mat.mtrl-sci
keywords devicesbarriercryogenicschottkyal-sichanneldevicedrain
0
0 comments X
read the original abstract

Schottky Barrier (SB)-MOSFET technology offers intriguing possibilities for cryogenic nano-scale devices, such as Si quantum devices and superconducting devices. We present experimental results on a novel device architecture where the gate electrode is self-aligned with the device channel and overlaps the source and drain electrodes. This facilitates a sub-5 nm gap between the source/drain and channel, and no spacers are required. At cryogenic temperatures, such devices function as p-MOS Tunnel FETs, as determined by the Schottky barrier at the Al-Si interface, and as a further advantage, fabrication processes are compatible with both CMOS and superconducting logic technology.

This paper has not been read by Pith yet.

discussion (0)

Sign in with ORCID, Apple, or X to comment. Anyone can read and Pith papers without signing in.