Pith. sign in

REVIEW 1 cited by

Demonstration of Electron-Mediated Voltage-Controlled Exchange Coupling in Perpendicular Magnetic Tunnel Junctions

Not yet reviewed by Pith; the record is open.

This paper has not been read by Pith yet. Machine review is queued; the pith claim, tier, and objections will appear here once it completes.

SPECIMEN: schema-true, not a live event

T0 review · schema-true

One-sentence machine reading of the paper's core claim.

pith:XXXXXXXX · record.json · timestamp

arxiv 2504.06509 v3 pith:7G4THVRZ submitted 2025-04-09 physics.app-ph

classification physics.app-ph
keywords couplingexchangemagneticmechanismbeenelectron-mediatedelectronicem-vcec
verification ladder T0 review T1 audit T2 compute T3 formal

Signed reviews

No signed human review yet.

0 comments
read the original abstract

Electron-mediated voltage control of exchange coupling (EM-VCEC) has been proposed as a mechanism for magnetization switching via modulation of spin-dependent electron reflection. However, its experimental verification has been challenging due to the coexistence of slower, voltage-induced ionic effects. Here, we fabricate magnetic tunnel junction (MTJ) devices that enable nanosecond timescale voltage application. Our results reveal rapid exchange coupling modulation on the nanosecond timescale, consistent with an electronic origin. The observed enhancement and saturation at low temperatures further rule out ionic migration, conclusively confirming the electronic nature of the mechanism. These results establish EM-VCEC as a viable mechanism for fast and energy-efficient voltage-driven magnetic switching.

Discussion (0). Continue with ORCID to comment.

Forward citations

Cited by 1 Pith paper

Reviewed papers in the Pith corpus that reference this work. Sorted by Pith novelty score. Full citation record

  1. Modulation of switching dynamics in magnetic tunnel junctions for low-error-rate computational random-access memory

    cs.ET 2025-05 conditional novelty 5.0 of 10

    Adding VCMA to MTJ-based CRAM steepens the switching probability curve, lowering simulated NAND logic error rate from 26.33% to 17.25% and reducing logic voltage.

Pith tools