Pith. sign in

REVIEW 1 cited by

Scalable quantum current source on commercial CMOS process technology

Not yet reviewed by Pith; the record is open.

This paper has not been read by Pith yet. Machine review is queued; the pith claim, tier, and objections will appear here once it completes.

SPECIMEN: schema-true, not a live event

T0 review · schema-true

One-sentence machine reading of the paper's core claim.

pith:XXXXXXXX · record.json · timestamp

arxiv 2506.15956 v2 pith:B5AW2W52 submitted 2025-06-19 physics.app-ph cond-mat.mes-hall

Scalable quantum current source on commercial CMOS process technology

classification physics.app-ph cond-mat.mes-hall
keywords cmosquantumstandardchargecurrentchipcommercialelectronics
verification ladder T0 review T1 audit T2 compute T3 formal T4 reserved
0 comments
read the original abstract

Many quantum technologies require a precise electrical current standard that can only be achieved with expensive cryogenics, or through the secondary standards, such as resistance or voltage. Silicon-based charge pumps could provide such a standard in an inherently scalable way, through their compatibility with complementary metal-oxide-semiconductor (CMOS) fabrication methods. However, coherent quantized charge transfer has so far been demonstrated only in nanoscale devices that are custom-fabricated in academic cleanrooms or research technology foundries. Here, we show that a CMOS device manufactured with commercial 22-nm process node can be used to define a quantum current standard in the International System of Units (SI). We measure an accuracy of (1.2 +/- 0.1)E-3 A/A at 50 MHz with reference to SI voltage and resistance standards in a pumped helium system. We then propose a practical monolithic CMOS chip that incorporates one million parallel connected charge pumps along with on-chip control electronics. This chip could be operated as a table-top primary standard that can be easily integrated with CMOS electronics, generating quantum currents of up to microampere levels.

discussion (0)

Sign in with ORCID, Apple, or X to comment. Anyone can read and Pith papers without signing in.

Forward citations

Cited by 1 Pith paper

Reviewed papers in the Pith corpus that reference this work. Sorted by Pith novelty score.

  1. Gate Stack Engineering for High-Mobility and Low-Noise SiMOS Quantum Devices

    cond-mat.mes-hall 2026-03 unverdicted novelty 4.0

    Raising the atomic-layer deposition temperature of Al2O3 and using HfO2 or poly-Si gates in SiMOS devices correlates with higher mobility and lower charge noise, yielding more stable quantum dots.