pith. sign in

arxiv: 1905.08916 · v1 · pith:GS3TERWBnew · submitted 2019-05-22 · 🪐 quant-ph

Flexible layout of surface code computations using AutoCCZ states

classification 🪐 quant-ph
keywords autocczstateadderchoicecircuitcodecomputationsdelayed
0
0 comments X
read the original abstract

We construct a self-correcting CCZ state (the "AutoCCZ") with embedded delayed choice CZs for completing gate teleportations. Using the AutoCCZ state we create efficient surface code spacetime layouts for both a depth-limited circuit (a ripply-carry addition) and a Clifford-limited circuit (a QROM read). Our layouts account for distillation and routing, are based on plausible physical assumptions for a large-scale superconducting qubit platform, and suggest that circuit-level Toffoli parallelism (e.g. using a carry-lookahead adder instead of a ripple-carry adder) will not reduce the execution time of computations involving fewer than five million physical qubits. We reduce the spacetime volume of delayed choice CZs by a factor of 4 compared to techniques from previous work (Fowler 2012), and make several improvements to the CCZ magic state factory from (Gidney 2019).

This paper has not been read by Pith yet.

discussion (0)

Sign in with ORCID, Apple, or X to comment. Anyone can read and Pith papers without signing in.

Forward citations

Cited by 5 Pith papers

Reviewed papers in the Pith corpus that reference this work. Sorted by Pith novelty score.

  1. Magic state cultivation: growing T states as cheap as CNOT gates

    quant-ph 2024-09 unverdicted novelty 7.0

    Magic state cultivation prepares high-fidelity T states with an order of magnitude fewer qubit-rounds than prior distillation methods by gradually growing them within a surface code under depolarizing noise.

  2. Towards Deploying Optimistic Quantum Fourier Transforms: An Architecture-Algorithm Co-Design Study

    quant-ph 2026-05 unverdicted novelty 6.0

    A hot-zone architecture for OQFT on reconfigurable neutral-atom hardware yields tunable latency via 2-4 zones, converging to roughly 500 extra logical ancillae and 128-qubit peak parallelism for half-time performance ...

  3. Securing Elliptic Curve Cryptocurrencies against Quantum Vulnerabilities: Resource Estimates and Mitigations

    quant-ph 2026-03 conditional novelty 6.0

    Resource estimates show Shor's algorithm can break 256-bit ECDLP with fewer than 1450 logical qubits and 90 million Toffoli gates on fast-clock quantum hardware, enabling on-spend attacks on cryptocurrency mempools.

  4. Space and Time Cost of Continuous Rotations in Surface Codes

    quant-ph 2025-08 unverdicted novelty 5.0

    Catalyst towers reduce runtime and spacetime volume for continuous rotations in surface codes at small and medium distances in phase oracle and variational state preparation circuits for option pricing.

  5. Benchmarking fault-tolerant quantum computing hardware via QLOPS

    quant-ph 2025-07 unverdicted novelty 5.0

    Proposes QLOPS as an integrated benchmarking metric for FTQC hardware that factors in code rates, decoder throughput, latency, and accuracy, illustrated via RSA-2048 factoring resource estimates.