Pith. sign in

REVIEW 1 cited by

Not yet reviewed by Pith; the record is open.

This paper has not been read by Pith yet. Machine review is queued; the pith claim, tier, and objections will appear here once it completes.

SPECIMEN: schema-true, not a live event

T0 review · schema-true

One-sentence machine reading of the paper's core claim.

pith:XXXXXXXX · record.json · timestamp

arxiv 2407.10312 v1 pith:JODTSMVP submitted 2024-05-06 cs.AR cs.AI

Effective Design Verification -- Constrained Random with Python and Cocotb

classification cs.AR cs.AI
keywords verificationcocotbconstraineddesignhardwarelanguagelibrariespython
verification ladder T0 review T1 audit T2 compute T3 formal T4 reserved
0 comments
read the original abstract

Being the most widely used language across the world due to its simplicity and with 35 keywords (v3.7), Python attracts both hardware and software engineers. Python-based verification environment leverages open-source libraries such as cocotb and cocotb-coverage that enables interfacing the tesbenches with any available simulator and facilitating constrained randomization, coverage respectively. These libraries significantly ease the development of testbenches and have the potential to reduce the setup cost. The goal of this paper is to assess the effectiveness of a Python-Cocotb verification setup with design IPs and compare its features and performance metrics with the current de-facto hardware verification language i.e., SystemVerilog.

discussion (0)

Sign in with ORCID, Apple, or X to comment. Anyone can read and Pith papers without signing in.

Forward citations

Cited by 1 Pith paper

Reviewed papers in the Pith corpus that reference this work. Sorted by Pith novelty score.

  1. Hybrid neural denoising for resource-efficient near- and sub-threshold radio triggering of extensive air showers

    astro-ph.IM 2026-05 unverdicted novelty 5.0

    Hybrid convolutional denoiser plus classifier improves weak-signal radio triggering for air showers in noisy environments while meeting FPGA hardware constraints.