Pith. sign in

REVIEW 1 cited by

Injecting Software Vulnerabilities with Voltage Glitching

Not yet reviewed by Pith; the record is open.

Re-run · record.json Download PDF Read on arXiv ↗

This paper has not been read by Pith yet. Machine review is queued; the pith claim, tier, and objections will appear here once it completes.

SPECIMEN: schema-true, not a live event

T0 review · schema-true

One-sentence machine reading of the paper's core claim.

pith:XXXXXXXX · record.json · timestamp

arxiv 1903.08102 v1 pith:JZVR35QJ submitted 2019-02-14 cs.CR

Yifan Lu This is my paper · ORCID
classification cs.CR
keywords glitchingvoltageattackbehaviorbootcausecmoscode
verification ladder T0 review T1 audit T2 compute T3 formal

Signed reviews

No signed human review yet.

0 comments
read the original abstract

We show how voltage glitching can cause timing violations in CMOS behavior. Then we attack a real, security hardened, consumer device to gain code execution and dump the secure boot ROM.

Discussion (0). Continue with ORCID to comment.

Forward citations

Cited by 1 Pith paper

Reviewed papers in the Pith corpus that reference this work. Sorted by Pith novelty score. Full citation record

  1. Design-Agnostic Distributed Timing Fault Injection Monitor With End-to-End Design Automation

    eess.SY 2025-01 conditional novelty 6.0 of 10

    A fully synthesizable, DLL-based clock-pulse-width monitor with an automation framework detects clock glitches and voltage, EM, and temperature timing faults in 65nm silicon.

Pith tools