Pith. sign in

REVIEW 3 major objections 6 minor 84 references

Emerging ML-AI Techniques for Analog and RF EDA

T0 review · 3 major / 6 minor · reviewed 2026-08-15 · deepseek-v4-flash

Challenge this review Re-run · record.json Download PDF Read on arXiv ↗ Review JSON

Pith's one-line read Machine learning now demonstrably improves productivity and design quality in analog and RF circuit design, complementing traditional EDA rather than replacing it.

desk verdict A useful organizational survey of ML for analog/RF EDA, but two cited summaries are wrong and the lack of methodology undercuts its authority until fixed. read the letter →

arxiv 2506.00007 v1 pith:KWUQP54I submitted 2025-05-12 cs.AR cs.CEcs.LG

Zhengfeng Wu , Ziyi Chen , Nnaemeka Achebe , Vaibhav V. Rao , Pratik Shrestha , Ioannis Savidis This is my paper · ORCID
classification cs.ARcs.CEcs.LG
keywords analogEDARFdesignautomationmachinelearninggraphneuralnetworksBayesianoptimizationcircuitsizingandlayoutparasiticmodelinglargelanguagemodels
verification ladder T0 review T1 audit T2 compute T3 formal

The pith

A machine-rendered reading of the paper's core claim, the machinery that carries it, and where it could break.

The reading

This survey claims that machine learning has become a dependable complement to traditional electronic design automation for analog and RF circuits, cutting both simulation cost and manual layout effort across the design flow. It gathers recent work into six task areas—constraint formulation, topology generation, device modeling, sizing, placement, and routing—and shows that in each area data-driven surrogates or learned optimizers now improve on purely knowledge-driven practice. The survey's central conclusion is that ML improves productivity and design quality while meeting target specifications, lowering the historically steep learning curve of analog design, but that it augments rather than replaces existing techniques. A reader should care because analog and RF layout remains a major bottleneck: the survey opens with figures of roughly 20% of chip area, 40% of design effort, and 50% of costly design iterations.

What carries the argument

The load-bearing idea is the learned surrogate model: a statistical or neural model that maps circuit features and design variables to performance targets, standing in for costly simulations and giving an optimizer a cheap surface to search. The survey repeatedly ties this to circuit-graph representations, where vertices are devices, and sometimes nets, while edges encode connectivity, so that GNNs can learn topology, hierarchy, and symmetry; when interconnect features matter, both device and net nodes are included. Around this core sit three supporting mechanisms: Bayesian optimization and reinforcement learning as the search engines, transfer learning to reuse models across technology nodes and topologies, and, since 2023, large language models that translate unstructured text specifications into design strategies or layouts. The named classes of objects include graph neural networks, generative adversarial networks, variational autoencoders, and Gaussian process surrogates; together they carry the argument that each design task can be accelerated by a learned model of that task's cost or outcome.

What would settle it

A fair test would be a standardized benchmark spanning multiple circuit topologies, technology nodes, and PDKs, the very resource the survey calls for, in which ML-based sizing, placement, and routing are compared against traditional flows on circuits excluded from model training; if ML methods failed to beat or complement the baselines on such held-out circuits, the central claim of proven productivity and quality gains would collapse. A cheaper partial falsifier is a replication check of the headline numbers, such as rerunning the cited 24-times simulation reduction on a different amplifier family.

Watch

Extended reading notes

Core claim

The central claim is that across both synthesis and physical design, machine learning has moved from proposal to proven practice: learned models predict device and interconnect behavior, guide optimization, and even generate topologies and layouts. The survey identifies a common pattern: replace expensive SPICE or electromagnetic simulations with a trained surrogate, such as a graph neural network, Gaussian process, or autoencoder, then let Bayesian optimization, reinforcement learning, or evolutionary search explore the design space against that surrogate. For structure-heavy tasks, representing the circuit as a graph—devices as nodes and nets as edges—lets GNNs encode connectivity, hierarchy, and symmetry, and transfer learning carries these models across technology nodes and topologies. The survey also reports specific demonstrations, such as an actor-critic sizing flow that cuts executed SPICE simulations by up to 24 times, a deep generative placement tool that handles multiple amplifier topologies in under 150 ms, and an inverse-design flow for millimeter-wave power amplifiers with 16–24.7% power-added efficiency across 30–94 GHz. It notes that ML parasitic models are reliable only up to about a few gigahertz, because RF interconnects behave as transmission lines, and it closes by arguing that the main remaining obstacle is not any single algorithm but the absence of standardized benchmarks and open datasets.

Load-bearing premise

The survey's conclusion depends on the cited papers faithfully representing the current state of the art, but it does not disclose a systematic literature search, inclusion criteria, or quality screening, so selective coverage, including sections that lean heavily on the survey authors' own papers, could bias the picture.

Editorial extensions

If this is right

  • Designers can expect fewer slow simulations: the survey cites an RL-based sizing flow that reduces executed SPICE simulations by up to 24 times, and batch-constrained Bayesian optimization that parallelizes the search.
  • Layout generation becomes fast enough for design-space exploration: a deep generative placer places several amplifier topologies in under 150 ms, and a decision-tree RF placer placed a 6–13 GHz LNA in 86 ms.
  • Millimeter-wave RF blocks can be inverse-designed from specifications: one cited flow achieves 16–24.7% power-added efficiency over a 30–94 GHz bandwidth without restricting design to predefined templates.
  • Natural-language layout entry starts to work for small circuits: a fine-tuned LLM layout flow reaches 70% task completion with 44% of generated layouts passing DRC and LVS checks for blocks up to four transistors.
  • The next bottleneck is measurement, not method: the survey argues that standardized benchmarks and open datasets are required before different ML-EDA techniques can be compared fairly.

Reading between the lines

Editorial extensions of the paper, not claims the author makes directly.

  • Editorial inference: the survey's low-frequency caveat for parasitic models points to a concrete near-term opportunity, namely hybrid models that combine transmission-line physics with learned corrections, an approach the survey already sees under the label of physics-integrated device modeling.
  • Editorial inference: if LLM-based layout passes DRC and LVS on small blocks, a testable next step is scaling to larger hierarchical circuits; the current 44% pass rate likely trades off against block size, and reporting that trade-off explicitly would sharpen the picture.
  • Editorial inference: because the reviewed methods rely on training data quality, transfer learning across technology nodes may determine whether ML-EDA works for groups that do not own large PDK datasets, a practical consequence the survey mentions but does not develop.
  • Editorial inference: a community benchmark built around the survey's call for standardization could falsify or confirm the central claim, since it would test whether ML gains persist on circuits and process nodes excluded from training sets.
Share X Bluesky LinkedIn Reddit HN

Signed reviews

No signed human review yet.

Editorial analysis

A structured set of objections, weighed in public.

Desk editor's note, referee report, and a circularity audit.

Referee Report

3 major / 6 minor

Summary. This manuscript is a survey of machine-learning and AI techniques applied to analog and RF electronic design automation (EDA). It organizes the literature by design task: constraint and hierarchy extraction, topology generation, device and EM-structure modeling, performance modeling and sizing, placement, and routing, and it additionally discusses cross-cutting challenges (PVT variation, interconnect parasitics) and the need for standardized benchmarks and datasets. The survey's stated conclusion is that ML has proven to be a powerful complement to traditional analog/RF design methods, improving productivity and design quality. The paper also includes a summary figure (Fig. 2) that maps techniques and algorithms to tasks.

Significance. If the survey's descriptions are accurate, it would be a useful map of a fragmented and rapidly growing literature, especially for readers entering the field, and it correctly identifies important open problems such as parasitic-aware design and the lack of standard analog benchmarks. The manuscript also has strengths that deserve explicit credit: it covers recent LLM-based approaches and benchmark/dataset efforts, and it draws attention to cross-cutting challenges that are often treated only in passing in similar surveys. However, the value of a survey rests on the fidelity and completeness of its citations, and this manuscript currently contains several concrete citation misattributions that mislead readers about which techniques are used for which tasks. It also provides no methodology for literature selection, which makes its coverage claims unverifiable. The survey is therefore potentially valuable but not yet reliable as a reference map.

major comments (3)
  1. [§2.1.2 and §3.6] The manuscript contains two load-bearing citation misattributions. In §2.1.2, the text states that GANs have been applied to guide analog IC routing and cites [12], but [12] is WellGAN, a GAN for well generation in analog/mixed-signal layout, not routing; the manuscript itself correctly describes WellGAN in §3.5 as generating analog layouts. In §3.6, the text states that a variational autoencoder is used to learn and generate routes and cites [67], but [67] is a matched-routing common-centroid 3-D MOM capacitor paper, while the VAE-based layout-synthesis work is [72]. These errors are not cosmetic: a reader using the survey to locate a technique for routing would be directed to the wrong papers, and the errors indicate that the one-sentence summaries were not systematically verified against sources. Please correct both passages and audit the remaining summaries against their references.
  2. [§1 and §2 (methodology)] The survey does not disclose any systematic methodology for selecting or screening the literature: there is no search protocol, inclusion/exclusion criteria, time window, or quality assessment described anywhere in the manuscript. Without such disclosure, the reader cannot assess whether the 85 cited papers are representative of the current state of the art, which is the central evidentiary base for the survey's conclusion that ML has 'proven' its value. The concentration of self-citations (roughly 12 of 85 references, concentrated in Sections 3.1–3.4 and 4.2) heightens this concern, as coverage of the authors' own GNN and parasitic-estimation work may crowd out independent validation. Please add a methodology section that describes how papers were collected and screened, and reconsider the balance of self-citations.
  3. [§1, §3.6, §5] Several factual claims are supported by outdated or incomplete evidence. The motivating statistics in §1 (analog circuits account for approximately 20% of chip area, 40% of design effort, and 50% of design iterations) are attributed to a 2003 IBS report [1]; given the age of the source, the numbers may no longer hold and should either be updated with recent data or explicitly flagged as historical. In §3.6, the claim that design-rule complexity has surpassed 10,000 rules below 22 nm is supported only by an incomplete reference [61] that lacks author, venue, and year. In §5, the claim that analog sizing comparisons are 'often erroneously completed' cites [81], which is an EDA-schema dataset paper for digital design, not a study of analog sizing evaluation. Please correct or temper these statements and complete the references.
minor comments (6)
  1. [References] The same paper appears twice in the reference list: [28] and [57] are both 'A General Approach for Identifying Hierarchical Symmetry Constraints for Analog Circuit Layout' by Kunal et al. from ICCAD 2020. Please deduplicate.
  2. [Figure 2] The figure entry 'Common-Centroid Routing [72]' is misleading, since [72] is the VAE-based layout-synthesis paper, not a common-centroid routing paper; the common-centroid routing reference is [62]. Please correct the citation in the figure.
  3. [§3.5] There is a typographical issue in the sentence 'In [12],𝑊𝑒𝑙𝑙𝐺𝐴𝑁 is proposed', where the font for 'WellGAN' is corrupted. Please fix the formatting throughout.
  4. [§3.5 and §5] There are minor spelling and grammar errors, including 'mimick' in §3.5 and 'errorneously' in §5; please proofread the manuscript.
  5. [§2.1.1] The phrase 'provide benefit when analyzing' in §2.1.1 is awkward; rephrase as 'are beneficial when analyzing' or similar.
  6. [Various references] Several references are incomplete or inconsistently formatted, including [23] (no venue), [24] (no full author list), [61] (no author/venue/year), and [40] (no venue). Please bring all references to a consistent, complete format.

Circularity Check

0 steps flagged · score 1.0 of 10

No circularity: this is a literature survey with no derivation chain; citation-accuracy errors are correctness risks, not circular reductions.

full rationale

The paper makes no formal derivations and offers no fitted predictions; it organizes prior work by task. Its central statement — 'ML has proven to be a powerful tool in improving productivity and design quality in analog and RF circuit design' — is a review-level synthesis, not a result computed from inputs. Self-citations are present and concentrated in GNN, parasitic-estimation, and benchmark sections, but the paper does not invoke any of these as a uniqueness theorem or force its conclusion through a self-citation chain; each cited item is peer-reviewed and, in any case, the survey claim does not reduce to those papers by construction. I checked the two apparent misattributions identified by the skeptical reader. In Section 2.1.2, 'Generative adversarial networks (GAN) have also been applied to guide the routing of an analog IC [12]' cites WellGAN, which addresses well generation; in Section 3.6, the VAE route-generation statement cites [67], a matched-routing/MOM-capacitor paper, while the VAE layout-synthesis paper is [72]. These are citation-fidelity problems that undermine the survey's map-of-the-field value, but they are not circular: an incorrect citation does not make a claim equivalent to its input. The survey also discloses neither a search protocol nor inclusion criteria, which is a transparency limitation, not circularity. Accordingly, no step satisfies the requirement of exhibiting a specific reduction of a prediction to fitted inputs or a self-citation chain.

Assumptions & free parameters 0 free parameters · 2 assumptions · 0 invented entities

The central claim of the survey, that ML has proven to be a powerful tool for analog and RF EDA, rests on the assumption that the cited literature is representative and accurately described. There are no free parameters or invented entities, as the paper introduces no new models or data. The only substantive inputs are the cited papers and a few statistics that are not independently substantiated.

assumptions (2)
  • domain assumption The cited papers are reliably described and collectively represent the state of the art in ML for analog and RF EDA.
    The survey's value rests on accurate representation of the literature, but no verification or systematic search protocol is provided.
  • domain assumption The motivating statistics (20% of chip area, 40% of design effort, 50% of design iterations) are still current.
    These figures are attributed to a 2003 industry report [1] and may be outdated for modern IC design.

how reviews work

0 comments
Cite this review

Pith. "Pith review of Emerging ML-AI Techniques for Analog and RF EDA." pith.science (2026). https://pith.science/paper/KWUQP54I

@misc{pith2026250600007,
  author       = {Pith},
  title        = {Pith review of: Emerging ML-AI Techniques for Analog and RF EDA},
  year         = {2026},
  howpublished = {\url{https://pith.science/paper/KWUQP54I}},
  note         = {Machine review of arXiv:2506.00007}
}
read the original abstract

This survey explores the integration of machine learning (ML) into EDA workflows for analog and RF circuits, addressing challenges unique to analog design, which include complex constraints, nonlinear design spaces, and high computational costs. State-of-the-art learning and optimization techniques are reviewed for circuit tasks such as constraint formulation, topology generation, device modeling, sizing, placement, and routing. The survey highlights the capability of ML to enhance automation, improve design quality, and reduce time-to-market while meeting the target specifications of an analog or RF circuit. Emerging trends and cross-cutting challenges, including robustness to variations and considerations of interconnect parasitics, are also discussed.

Figures

Figures reproduced from arXiv: 2506.00007 by the authors.

Figure 1
Figure 1. An overview of applying machine learning for the synthesis and physical design of an analog and RF circuit. [PITH_FULL_IMAGE:figures/full_fig_p002_1.png] view at source ↗
Figure 2
Figure 2. Overview of ML applications and algorithms for analog/RF circuit design. Cross-cutting challenges that impact all [PITH_FULL_IMAGE:figures/full_fig_p006_2.png] view at source ↗

Discussion (0). Continue with ORCID to comment.

Reference graph

Works this paper leans on

84 extracted references · 80 canonical work pages

  1. [12]

    WellGAN: Generative- Adversarial-Network-Guided Well Generation for Analog/Mixed-Signal Circuit Layout,

    B. Xu, Y. Lin, X. Tang, S. Li, L. Shen, N. Sun, and D. Z. Pan, “WellGAN: Generative- Adversarial-Network-Guided Well Generation for Analog/Mixed-Signal Circuit Layout, ”Proceedings of the Annual Design Automation Conference , pp. 1–6, Jun. 2019

    work page 2019

  2. [67]

    Matched-Routing Common-Centroid 3-D MOM Capacitors for Low-Power Data Converters,

    Pang-Yen Chou, Nai-Chen Chen, Mark Po-Hung Lin, and Helmut Graeb, “Matched-Routing Common-Centroid 3-D MOM Capacitors for Low-Power Data Converters, ”IEEE Transactions on Very Large Scale Integration (VLSI) Systems , Vol. 25, No. 8, pp. 2234–2247, Apr. 2017

    work page 2017

  3. [72]

    Layout Synthesis of Analog Primitive Cells with Variational Autoencoder,

    Po-Chun Wang, Mark Po-Hung Lin, Chien-Nan Jimmy Liu, and Hung-Ming Chen, “Layout Synthesis of Analog Primitive Cells with Variational Autoencoder, ” Proceedings of the International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD), pp. 1–4, Jul. 2023

    work page 2023

  4. [1]

    IBS Corporation, Industry Reports,

    IBS Corporation, “IBS Corporation, Industry Reports, ” 2003

    2003

  5. [61]

    Design Rule Complexity Rising,

    “Design Rule Complexity Rising, ” 2023. [62] Nibedita Karmokar, Meghna Madhusudan, Arvind K. Sharma, Ramesh Harjani, Mark Po-Hung Lin, and Sachin S. Sapatnekar, “Common-Centroid Layout for Active and Passive Devices: A Review and the Road Ahead, ”Proceedings of the Asia and South Pacific Design Automation Conference , pp. 114–121, Jan. 2022

    work page 2023

  6. [81]

    EDA-schema: A graph datamodel schema and open dataset for digital design automation,

    P. Shrestha, A. Aversa, S. Phatharodom, and I. Savidis, “EDA-schema: A graph datamodel schema and open dataset for digital design automation, ”Proceedings of the ACM Great Lakes Symposium on VLSI , pp. 1–8, Jun. 2024

    work page 2024

  7. [2]

    Anaconda: Simulation-based Synthesis of Analog Circuits via Stochastic Pattern Search,

    R. Phelps, M. Krasnicki, R. A. Rutenbar, R. Carley, and J. R. Hellums, “Anaconda: Simulation-based Synthesis of Analog Circuits via Stochastic Pattern Search, ” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems , Vol. 19, No. 6, pp. 703–717, Jul. 2000

    2000

  8. [3]

    ALIGN: A System for Automating Analog Layout,

    Tonmoy Dhar, Kishor Kunal, Yaguang Li, Meghna Madhusudan, Jitesh Poojary, Arvind K. Sharma, Wenbin Xu, Steven M. Burns, Ramesh Harjani, Jiang Hu, Desmond A. Kirkpatrick, Parijat Mukherjee, Soner Yaldiz, and Sachin S. Sapat- nekar, “ALIGN: A System for Automating Analog Layout, ”IEEE Design & Test, Vol. 38, No. 2, pp. 8–18, Apr. 2021

    2021

Show all 84 references
  1. [4]

    Support vector machines for analog circuit performance representation,

    F. Bernardinis, M. Jordan, and A. Sangiovanni-Vincentelli, “Support vector machines for analog circuit performance representation, ” Proceedings of the IEEE/ACM Design Automation Conference, pp. 964–969, Jan. 2003

    2003

  2. [5]

    A data complexity analysis of comparative advantages of decision forest constructors,

    T. Ho, “A data complexity analysis of comparative advantages of decision forest constructors, ”Transactions on Pattern Analysis and Applications, Springer , Vol. 5, No. 2, pp. 102–112, Jun. 2002

    2002

  3. [6]

    Automated extraction of expert knowledge in analog topology selection and sizing,

    T. Mcconaghy, P. Palmers, G. Gielen, and M. Steyaert, “Automated extraction of expert knowledge in analog topology selection and sizing, ” Proceedings of the IEEE/ACM International Conference on Computer-Aided Design , pp. 392–395, Nov. 2008

    2008

  4. [7]

    An artificial neural network assisted optimization system for analog design space exploration,

    Y. Li, Y. Wang, Y. Li, R. Zhou, and Z. Lin, “An artificial neural network assisted optimization system for analog design space exploration, ”IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems , Vol. 39, No. 10, pp. 2640–2653, Oct. 2020

    2020

  5. [8]

    Circuit-GNN: A Graph Neural Network for Transistor-Level Modeling of Analog Circuit Hierarchies,

    Z. Wu and I. Savidis, “Circuit-GNN: A Graph Neural Network for Transistor-Level Modeling of Analog Circuit Hierarchies, ”Proceedings of the IEEE International Symposium on Circuits and Systems , pp. 1–5, May. 2023

    2023

  6. [9]

    A Customized Graph Neural Network Model for Guiding Analog IC Placement,

    Y. Li, Y. Lin, M. Madhusudan, A. Sharma, W. Xu, S. S. Sapatnekar, R. Harjani, and J. Hu, “A Customized Graph Neural Network Model for Guiding Analog IC Placement, ”Proceedings of the International Conference On Computer Aided Design, pp. 1–9, Nov. 2020

    2020

  7. [10]

    GANA: Graph Convolutional Network Based Automated Netlist Annotation for Analog Circuits,

    K. Kunal, T. Dhar, M. Madhusudan, J. Poojary, A. Sharma, W. Xu, S. M. Burns, J. Hu, R. Harjani, and S. S. Sapatnekar, “GANA: Graph Convolutional Network Based Automated Netlist Annotation for Analog Circuits, ” Proceedings of the Design, Automation and Test in Europe Conferenc...

    2020

  8. [11]

    Edge-weighted graph neural networks for post-placement interconnect capacitance estimation of analog circuits,

    Z. Wu and I. Savidis, “Edge-weighted graph neural networks for post-placement interconnect capacitance estimation of analog circuits, ”IEEE International Sym- posium on Circuits and Systems , pp. 1–5, May 2024

    2024

  9. [13]

    A Survey on Transfer Learning,

    S. J. Pan and Q. Yang, “A Survey on Transfer Learning, ” IEEE Transactions on Knowledge and Data Engineering , Vol. 22, No. 10, pp. 1345–1359, Oct. 2010

    2010

  10. [14]

    Transfer Learning for Reuse of Analog Circuit Sizing Models Across Technology Nodes,

    Z. Wu and I. Savidis, “Transfer Learning for Reuse of Analog Circuit Sizing Models Across Technology Nodes, ” IEEE International Symposium on Circuits and Systems, pp. 1–5, Jun. 2022

    2022

  11. [15]

    GCN-RL Circuit Designer: Transferable Transistor Sizing with Graph Neural Networks and Reinforcement Learning,

    H. Wang, K. Wang, J. Yang, L. Shen, N. Sun, H. Lee, and H. Song, “GCN-RL Circuit Designer: Transferable Transistor Sizing with Graph Neural Networks and Reinforcement Learning, ”Proceedings of the IEEE/ACM Design Automation Conference, pp. 1–6, Jul. 2020

    2020

  12. [16]

    Transfer of Performance Models Across Analog Circuit Topologies with Graph Neural Networks,

    Z. Wu and I. Savidis, “Transfer of Performance Models Across Analog Circuit Topologies with Graph Neural Networks, ”Proceedings of the ACM/IEEE Workshop on Machine Learning for CAD , pp. 159–165, Sep. 2022

    2022

  13. [17]

    Circuit optimization via adjoint Lagrangians,

    A. R. Conn, R. A. Haring, C. Visweswariah, and C. W. Wu, “Circuit optimization via adjoint Lagrangians, ”Proceedings of IEEE International Conference on Computer Aided Design, pp. 281–288, 1997

    1997

  14. [18]

    Analog circuits optimization based on evolutionary computation techniques,

    M. Barros, J. Guilherme, and N. Horta, “Analog circuits optimization based on evolutionary computation techniques, ”Proceedings of the Integration, the VLSI Journal, Vol. 43, No. 1, pp. 136–155, Jan. 2010

    2010

  15. [19]

    Efficient performance trade- off modeling for analog circuit based on Bayesian neural network,

    Z. Gao, J. Tao, F. Yang, Y. Su, D. Zhou, and X. Zeng, “Efficient performance trade- off modeling for analog circuit based on Bayesian neural network, ”Proceedings of the IEEE/ACM International Conference on Computer-Aided Design , pp. 1–8, Nov. 2019

    2019

  16. [20]

    An Efficient Batch-Constrained Bayesian Optimization Approach for Analog Circuit Synthesis via Multiobjective Acquisition Ensemble,

    S. Zhang, F. Yang, C. Yan, D. Zhou, and X. Zeng, “An Efficient Batch-Constrained Bayesian Optimization Approach for Analog Circuit Synthesis via Multiobjective Acquisition Ensemble, ”IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 41, No. 1,...

    2022

  17. [21]

    Analog Integrated Circuit Topology Synthesis With Deep Reinforcement Learning,

    Z. Zhao and L. Zhang, “Analog Integrated Circuit Topology Synthesis With Deep Reinforcement Learning, ”IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems , Vol. 41, pp. 5138–5151, December 2022

    2022

  18. [22]

    AmpAgent: An LLM-based Multi-Agent System for Multi-stage Amplifier Schematic Design from Literature for Process and Performance Porting,

    C. Liu, W. Chen, A. Peng, Y. Du, L. Du, and J. Yang, “AmpAgent: An LLM-based Multi-Agent System for Multi-stage Amplifier Schematic Design from Literature for Process and Performance Porting, ”arXiv, 2024

    2024

  19. [23]

    ADO-LLM: Analog Design Bayesian Optimiza- tion with In-Context Learning of Large Language Models,

    Y. Yin, Y. Wang, B. Xu, and P. Li, “ADO-LLM: Analog Design Bayesian Optimiza- tion with In-Context Learning of Large Language Models, ”arXiv, 2024

    2024

  20. [24]

    Human Language to Analog Layout Using GLayout Lay- out Automation Framework,

    A. Hammoud et al., “Human Language to Analog Layout Using GLayout Lay- out Automation Framework, ”ACM/IEEE Symposium on Machine Learning for Computer Aided Design, Sep. 2024

    2024

  21. [25]

    Modeling Symmetry in Analog Electronic Circuits,

    M. E. Kole, J. Smit, and O. E. Herrmann, “Modeling Symmetry in Analog Electronic Circuits, ”Proceedings of the IEEE International Symposium on Circuits and Systems, pp. 315–318, Jun. 1994

    1994

  22. [26]

    Comprehensive Generation of Hierarchical Placement Rules for Analog Integrated Circuits,

    M. Eick, M. Strasser, K. Lu, U. Schlichtmann, and H. E. Graeb, “Comprehensive Generation of Hierarchical Placement Rules for Analog Integrated Circuits, ”IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems , Vol. 30, No. 2, pp. 180–193, Jan. 2011

    2011

  23. [27]

    Library-free Structure Recognition for Analog Circuits,

    M. Neuner, I. Abel, and H. Graeb, “Library-free Structure Recognition for Analog Circuits, ”Proceedings of the Design, Automation and Test in Europe Conference and Exhibition, pp. 1366–1371, Feb. 2021

    2021

  24. [28]

    A General Approach for Identifying Hierarchical Symmetry Constraints for Analog Circuit Layout,

    K. Kunal, J. Poojary, T. Dhar, M. Madhusudan, R. Harjani, and S. S. Sapatnekar, “A General Approach for Identifying Hierarchical Symmetry Constraints for Analog Circuit Layout, ”Proceedings of the International Conference on Computer-Aided Design, pp. 1–8, Nov. 2020

    2020

  25. [29]

    Fully Automated Analog Sub-circuit Clustering with Graph Convolutional Neural Networks,

    K. Settaluri and E. Fallon, “Fully Automated Analog Sub-circuit Clustering with Graph Convolutional Neural Networks, ”Proceedings of the Design, Automation and Test in Europe Conference and Exhibition , pp. 1714–1715, Mar. 2020

    2020

  26. [30]

    Universal Symmetry Constraint Extraction for Analog and Mixed-signal Circuits with Graph Neural Networks,

    H. Chen, K. Zhu, M. Liu, X. Tang, N. Sun, and D. Z. Pan, “Universal Symmetry Constraint Extraction for Analog and Mixed-signal Circuits with Graph Neural Networks, ” Proceedings of the ACM/IEEE Design Automation Conference , pp. 1243–1248, Dec. 2021. , Zhengfeng Wu, Nnaemeka A...

    2021

  27. [31]

    Hybrid Utilization of Subgraph Isomorphism and Relational Graph Convolutional Networks for Analog Functional Grouping Annotation,

    Z. Wu, I. Song, and I. Savidis, “Hybrid Utilization of Subgraph Isomorphism and Relational Graph Convolutional Networks for Analog Functional Grouping Annotation, ” Proceedings of the ACM/IEEE Workshop on Machine Learning for Computer Aided Design, pp. 1–6, Sep. 2023

    2023

  28. [32]

    Comparative Analysis of Graph Isomorphism and Graph Neural Networks for Analog Hierarchy Labeling,

    Z. Wu and I. Savidis, “Comparative Analysis of Graph Isomorphism and Graph Neural Networks for Analog Hierarchy Labeling, ”International Symposium on Quality Electronic Design, pp. 1–7, Apr. 2024

    2024

  29. [33]

    Analog Flat-Level Circuit Synthesis With Genetic Algorithms,

    M. Campilho-Gomes, R. Tavares, and J. Goes, “Analog Flat-Level Circuit Synthesis With Genetic Algorithms, ”IEEE Access, Vol. 12, pp. 115532–115545, Aug. 2024

    2024

  30. [34]

    An Automated Topology Synthesis Framework for Analog Integrated Circuits,

    Z. Zhao and L. Zhang, “An Automated Topology Synthesis Framework for Analog Integrated Circuits, ”IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 39, pp. 4325–4337, December 2020

    2020

  31. [35]

    BLADES: An artificial intelligence approach to analog circuit design,

    F. El-Turky and E. E. Perry, “BLADES: An artificial intelligence approach to analog circuit design, ”IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 8, pp. 680–692, June 1989

    1989

  32. [36]

    Graph-Grammar-Based Analog Circuit Topology Syn- thesis,

    Z. Zhao and L. Zhang, “Graph-Grammar-Based Analog Circuit Topology Syn- thesis, ”Proceedings of the IEEE International Symposium on Circuits and Systems , Sapporo, Japan, May. 2019, pp. 1–5, May. 2019

    2019

  33. [37]

    An evolution-driven analog circuit topology synthesis,

    Z. Rojec, A. Burmen, and I. Fajfar, “An evolution-driven analog circuit topology synthesis, ” Proceedings of the 2016 IEEE Symposium Series on Computational Intelligence, 2016

    2016

  34. [38]

    A charge-sheet model of the MOSFET,

    J. R. Brews, “A charge-sheet model of the MOSFET, ”Solid-State Electronics, Vol. 21, No. 2, pp. 345–355, 1978

    1978

  35. [39]

    Machine learning-based device modeling and per- formance optimization for FinFETs,

    H. Zhang, Y. Jing, and P. Zhou, “Machine learning-based device modeling and per- formance optimization for FinFETs, ”IEEE Transactions on Circuits and Systems—II: Express Briefs, Vol. 70, No. 4, pp. 1585–1593, Apr. 2023

    2023

  36. [40]

    An automatic parameter extraction method based on autoencoder for PIN diode model,

    Y. Li, W. Dai, K. Geng, L. Zhang, R. Wang, and R. Huang, “An automatic parameter extraction method based on autoencoder for PIN diode model, ” pp. 1–3, Oct. 2022

    2022

  37. [41]

    Multi-task learning for real-time BSIM-CMG parameter extraction of NSFETs with multiple structural variations,

    Seunghwan Lee, Seungjoon Eom, Jinsu Jeong, Junjong Lee, Sanguk Lee, Hyeok Yun, Yonghwan Ahn, and Rock-Hyun Baek, “Multi-task learning for real-time BSIM-CMG parameter extraction of NSFETs with multiple structural variations, ” IEEE Access, Vol. 12, pp. 184619–184630, Dec. 2024

    2024

  38. [42]

    Machine learning-assisted on-chip quadrilat- eral interleaved transformer automatic synthesis,

    Y. Wei, J. Wei, Q. Wu, and H. Wang, “Machine learning-assisted on-chip quadrilat- eral interleaved transformer automatic synthesis, ”IEEE Transactions on Microwave Theory and Techniques, Vol. 70, No. 3, pp. 1–10, Oct. 2022

    2022

  39. [43]

    Deep Learning Enabled Design of RF/mmWave IC and Antennas,

    E. A. Karahan, J. Zhou, Z. Liu, Z. Shao, S. Fisher, and K. Sengupta, “Deep Learning Enabled Design of RF/mmWave IC and Antennas, ” pp. 769–772, Aug. 2024

    2024

  40. [44]

    Statistical compact modeling with artificial neural networks,

    W. Dai, L. Zhang, and X. Chen, “Statistical compact modeling with artificial neural networks, ” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 42, No. 12, pp. 5156–5160, Jun. 2023

    2023

  41. [45]

    Graph-based compact model (GCM) for efficient transistor parameter extraction: A machine learning approach on 12 nm FinFETs,

    Z. Yang, A. D. Gaidhane, K. Anderson, G. Workman, and Y. Cao, “Graph-based compact model (GCM) for efficient transistor parameter extraction: A machine learning approach on 12 nm FinFETs, ”IEEE Transactions on Electron Devices , Vol. 71, No. 1, pp. 254–262, Nov. 2024

    2024

  42. [46]

    BAG2: A process-portable framework for generator-based AMS circuit design,

    E. Chang, J. Han, W. Bae, Z. Wang, N. Narevsky, B. Nikoli, and E. Alon, “BAG2: A process-portable framework for generator-based AMS circuit design, ” pp. 1–8, May 2018

    2018

  43. [47]

    Fast Design Optimization Through Simple Kriging Metamodeling: A Sense Amplifier Case Study,

    O. Okobiah, S. Mohanty, and E. Kougianos, “Fast Design Optimization Through Simple Kriging Metamodeling: A Sense Amplifier Case Study, ”IEEE Transactions on Very Large Scale Integration (VLSI) Systems , Vol. 22, No. 4, pp. 932–937, Apr. 2014

    2014

  44. [48]

    CALT: Classification with Adaptive Labeling Thresholds for Analog Circuit Sizing,

    Z. Wu and I. Savidis, “CALT: Classification with Adaptive Labeling Thresholds for Analog Circuit Sizing, ”Proceedings of the ACM/IEEE Workshop on Machine Learning for CAD, pp. 49–54, Nov. 2020

    2020

  45. [49]

    BagNet: Berkeley analog generator with layout optimizer boosted with deep neural networks,

    K. Hakhamaneshi, N. Werblun, P. Abbeel, and V. Stojanovic, “BagNet: Berkeley analog generator with layout optimizer boosted with deep neural networks, ” Proceedings of the IEEE/ACM International Conference on Computer-Aided Design , pp. 1–8, Jul. 2019

    2019

  46. [50]

    RoSE-Opt: Robust and Efficient Analog Circuit Parameter Optimization with Knowledge-Infused Reinforcement Learning,

    Weidong Cao et al., “RoSE-Opt: Robust and Efficient Analog Circuit Parameter Optimization with Knowledge-Infused Reinforcement Learning, ”IEEE Transac- tions on Computer-Aided Design of Integrated Circuits and Systems , Jul. 2023

    2023

  47. [51]

    DNN- Opt: An RL Inspired Optimization for Analog Circuit Sizing using Deep Neural Networks,

    A. F. Budak, P. Bhansali, B. Liu, N. Sun, D. Z. Pan, and C. V. Kashyap, “DNN- Opt: An RL Inspired Optimization for Analog Circuit Sizing using Deep Neural Networks, ”Proceedings of the Design Automation Conference , p. 1219–1224, Dec. 2021

    2021

  48. [52]

    APOSTLE: asynchronously parallel optimization for sizing analog transistors using DNN learning,

    Ahmet F. Budak, D. Smart, B. Swahn, and D. Z. Pan, “APOSTLE: asynchronously parallel optimization for sizing analog transistors using DNN learning, ”Proceed- ings of the Asia and South Pacific Design Automation Conference , pp. 70–75, Jan. 2023

    2023

  49. [53]

    Semi- Supervised Artificial Neural Networks towards Analog IC Placement Recom- mender,

    A. Gusmão, F. Passos, R. Póvoa, N. Horta, N. Lourenço, and R. Martins, “Semi- Supervised Artificial Neural Networks towards Analog IC Placement Recom- mender, ”Proceedings of the IEEE International Symposium on Circuits and Systems , pp. 1–5, Oct. 2020

    2020

  50. [54]

    Arti- ficial Neural Networks as an Alternative for Automatic Analog IC Placement,

    D. Guerra, A. Canelas, R. Póvoa, N. Horta, N. Lourenço, and R. Martins, “Arti- ficial Neural Networks as an Alternative for Automatic Analog IC Placement, ” Proceedings of the International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to ...

    2019

  51. [55]

    DeepPlacer: A Custom Integrated OpAmp Placement Tool Using Deep Models,

    A. Gusmão, R. Póvoa, N. Horta, N. Lourenço, and R. Martins, “DeepPlacer: A Custom Integrated OpAmp Placement Tool Using Deep Models, ” Journal of Applied Soft Computing, Vol. 115, pp. 108188, Jan. 2022

    2022

  52. [56]

    Scalable and Order Invariant Analog Integrated Circuit Placement with Attention-based Graph-to-Sequence Deep Models,

    A. P. Lapas, N. Cavaco, N. Calado, and R. Miguel, “Scalable and Order Invariant Analog Integrated Circuit Placement with Attention-based Graph-to-Sequence Deep Models, ”Journal of Expert Systems with Applications , Vol. 207, pp. 117954, Jun, 2022

    2022

  53. [57]

    A General Approach for Identifying Hierarchical Symmetry Constraints for Analog Circuit Layout,

    K. Kunal, J. Poojary, T. Dhar, M. Madhusudan, R. Harjani, and S. S. Sapatnekar, “A General Approach for Identifying Hierarchical Symmetry Constraints for Analog Circuit Layout, ”Proceedings of the IEEE/ACM International Conference On Computer Aided Design, pp. 1–8, Nov. 2020

    2020

  54. [58]

    S3DET: Detecting System Symmetry Constraints for Analog Circuits with Graph Similarity,

    M. Liu, W. Li, K. Zhu, B. Xu, Y. Lin, L. Shen, X. Tang, N. Sun, and D. Z. Pan, “S3DET: Detecting System Symmetry Constraints for Analog Circuits with Graph Similarity, ”Proceedings of the Asia and South Pacific Design Automation Conference, pp. 193–198, Mar. 2020

    2020

  55. [59]

    From Netlist to Manufacturable Layout: An Auto-Layout Algorithm Optimized for Radio Frequency Integrated Circuits,

    Yiding Wei, Jun Liu, Dengbao Sun, Guodong Su, and Junchao Wang, “From Netlist to Manufacturable Layout: An Auto-Layout Algorithm Optimized for Radio Frequency Integrated Circuits, ”Symmetry, Jun. 2023

    2023

  56. [60]

    Deep-learning-based inverse-designed millimeter-wave passives and power amplifiers,

    E. A. Karahan, Z. Liu, and K. Sengupta, “Deep-learning-based inverse-designed millimeter-wave passives and power amplifiers, ” IEEE Journal of Solid-State Circuits, Vol. 58, No. 11, pp. 3074–3088, Nov. 2023

    2023

  57. [63]

    LAYGO: A Template-and-Grid-Based Layout Generation Engine for Advanced CMOS Technologies,

    Jaeduk Han, Woorham Bae, Eric Chang, Zhongkai Wang, Borivoje Nikolić, and Elad Alon, “LAYGO: A Template-and-Grid-Based Layout Generation Engine for Advanced CMOS Technologies, ”IEEE Transactions on Circuits and Systems I: Regular Papers, Vol. 68, No. 3, pp. 1012–1022, Mar. 2021

    2021

  58. [64]

    Analog layout generator for CMOS circuits,

    E. Yilmaz and G. Dundar, “Analog layout generator for CMOS circuits, ” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems , Vol. 28, No. 1, pp. 32–45, Dec. 2009

    2009

  59. [65]

    MAGICAL: An Open- Source Fully Automated Analog IC Layout System from Netlist to GDSII,

    Hao Chen, Mingjie Liu, Biying Xu, Keren Zhu, Xiyuan Tang, Shaolan Li, Yibo Lin, Nan Sun, and David Z. Pan, “MAGICAL: An Open- Source Fully Automated Analog IC Layout System from Netlist to GDSII, ”IEEE Design & Test, Vol. 38, No. 2, pp. 19–26, Apr. 2021

    2021

  60. [66]

    GeniusRoute: A New Analog Routing Paradigm Using Generative Neural Network Guidance,

    Keren Zhu, Mingjie Liu, Yibo Lin, Biying Xu, Shaolan Li, Xiyuan Tang, Nan Sun, and David Z. Pan, “GeniusRoute: A New Analog Routing Paradigm Using Generative Neural Network Guidance, ”Proceedings of the International Conference on Computer-Aided Design, pp. 1–8, Nov 2019

    2019

  61. [68]

    RobustAnalog: Fast Variation-Aware Analog Circuit Design Via Multi-task RL,

    W. Shi, H. Wang, J. Gu, M. Liu, D. Z. Pan, S. Han, and N. Sun, “RobustAnalog: Fast Variation-Aware Analog Circuit Design Via Multi-task RL, ”Proceedings of the ACM/IEEE Workshop on Machine Learning for CAD , pp. 35–41, Sep. 2022

    2022

  62. [69]

    Variation-aware Analog Circuit Sizing with Classifier Chains,

    Z. Wu and I. Savidis, “Variation-aware Analog Circuit Sizing with Classifier Chains, ”Proceedings of the ACM/IEEE Workshop on Machine Learning for CAD , pp. 1–6, Sep. 2021

    2021

  63. [70]

    Robust Analog/RF Circuit Design With Projection-Based Performance Modeling,

    X. Li, P. Gopalakrishnan, Y. Xu, and L. T. Pileggi, “Robust Analog/RF Circuit Design With Projection-Based Performance Modeling, ” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems , Vol. 26, No. 1, pp. 2–15, December 2007

    2007

  64. [71]

    Globally Reliable Variation-Aware Sizing of Analog Integrated Circuits via Response Surfaces and Structural Homotopy,

    T. McConaghy and G. G. E. Gielen, “Globally Reliable Variation-Aware Sizing of Analog Integrated Circuits via Response Surfaces and Structural Homotopy, ” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems , Vol. 28, No. 11, pp. 1627–1640, Oct. 2009

    2009

  65. [73]

    AIDA-PEx: Accurate Parasitic Extraction for Layout-aware Analog Integrated Circuit Sizing,

    B. Cardoso, R. Martins, N. Lourenço, and N. Horta, “AIDA-PEx: Accurate Parasitic Extraction for Layout-aware Analog Integrated Circuit Sizing, ”Proceedings of the Conference on Ph.D. Research in Microelectronics and Electronics , pp. 129–132, Jun. 2015

    2015

  66. [74]

    MLParest: Machine Learning Based Parasitic Estimation for Custom Circuit Design,

    B. Shook, P. Bhansali, C. Kashyap, C. Amin, and S. Joshi, “MLParest: Machine Learning Based Parasitic Estimation for Custom Circuit Design, ”Proceedings of the ACM/IEEE Design Automation Conference, pp. 1–6, Mar. 2020

    2020

  67. [75]

    ParaGraph: Layout Parasitics and Device Parameter Prediction Using Graph Neural Networks,

    H. Ren, G. F. Kokai, W. J. Turner, and T. Ku, “ParaGraph: Layout Parasitics and Device Parameter Prediction Using Graph Neural Networks, ”Proceedings of the IEEE/ACM Design Automation Conference, pp. 1–6, Nov. 2020

    2020

  68. [76]

    TAG: Learning Circuit Spatial Embedding from Layouts,

    K. Zhu, H. Chen, W. J. Turner, G. F. Kokai, P. Wei, D. Z. Pan, and H. Ren, “TAG: Learning Circuit Spatial Embedding from Layouts, ”Proceedings of the IEEE/ACM International Conference on Computer-Aided Design , pp. 1–9, Oct. 2022

    2022

  69. [77]

    Routing-free crosstalk prediction,

    Rongjian Liang, Zhiyao Xie, Jinwook Jung, Vishnavi Chauha, Yiran Chen, Jiang Hu, Hua Xiang, and Gi-Joon Nam, “Routing-free crosstalk prediction, ”Proceedings Emerging ML-AI Techniques for Analog and RF EDA , of the International Conference on Computer-Aided Design , Dec. 2020

    2020

  70. [78]

    From Global Route to Detailed Route: ML for Fast and Accurate Wire Parasitics and Timing Prediction,

    V. A. Chhabria, W. Jiang, A. B. Kahng, and S. S. Sapatnekar, “From Global Route to Detailed Route: ML for Fast and Accurate Wire Parasitics and Timing Prediction, ” Proceedings of the ACM/IEEE Workshop on Machine Learning for CAD , pp. 7–14, Sep. 2022

    2022

  71. [79]

    Graph Representation Learning for Parasitic Impedance Prediction of the Interconnect,

    P. Shrestha and I. Savidis, “Graph Representation Learning for Parasitic Impedance Prediction of the Interconnect, ”Proceedings of the IEEE International Symposium on Circuits and Systems , pp. 1–5, May 2023

    2023

  72. [80]

    Comparative study of surrogate modeling methods for signal integrity and microwave circuit applications,

    T. Nguyen, B. Shi, H. Ma, E. Li, X. Chen, A. C. Cangellaris, and J. E. Schutt- Aine, “Comparative study of surrogate modeling methods for signal integrity and microwave circuit applications, ”IEEE Transactions on Components, Packaging and Manufacturing Technology, Vol. 11, pp....

    2021

  73. [82]

    EDA-ML: Graph representation learning framework for digital IC design automation,

    P. Shrestha and I. Savidis, “EDA-ML: Graph representation learning framework for digital IC design automation, ”Proceedings of the International Symposium on Quality Electronic Design, pp. 241–246, Apr. 2024

    2024

  74. [83]

    METRICS2.1 and flow tuning in the IEEE CEDA robust design flow and OpenROAD,

    J. Jung, A. B. Kahng, S. Kim, and R. Varadarajan, “METRICS2.1 and flow tuning in the IEEE CEDA robust design flow and OpenROAD, ”Proceedings of the IEEE/ACM International Conference On Computer Aided Design , pp. 1–9, Nov. 2021

    2021

  75. [84]

    CircuitOps: An ML Infrastructure Enabling Generative AI for VLSI Circuit Optimization,

    Rongjian Liang, Anthony Agnesina, Geraldo Pradipta, Vidya A Chhabria, and Haoxing Ren, “CircuitOps: An ML Infrastructure Enabling Generative AI for VLSI Circuit Optimization, ”Proceedings of the IEEE/ACM International Conference on Computer Aided Design , pp. 1–6, 2023

    2023

  76. [85]

    Deep Representation Learning for Electronic Design Automation,

    P. Shrestha, S. Phatharodom, A. Aversa, D. Blankenship, Z. Wu, and I. Savidis, “Deep Representation Learning for Electronic Design Automation, ”arXiv preprint arXiv:2505.02105, May 2025

    2025 arXiv

Pith tools

Reviewed August 15, 2026 · model on record in the stance chip above.