REVIEW 3 cited by
Pruning qLDPC codes: Towards bivariate bicycle codes with open boundary conditions
Not yet reviewed by Pith; the record is open.
This paper has not been read by Pith yet. Machine review is queued; the pith claim, tier, and objections will appear here once it completes.
SPECIMEN: schema-true, not a live event
T0 review · schema-true
One-sentence machine reading of the paper's core claim.
pith:XXXXXXXX · record.json · timestamp
read the original abstract
Quantum low-density parity-check codes are promising candidates for quantum error correcting codes as they might offer more resource-efficient alternatives to surface code architectures. In particular, bivariate bicycle codes have recently gained attention due to their 2D-local structure, high encoding rate, and promising performance under simulation. In this work, we will explore how one can transform bivariate bicycle codes defined on lattices with periodic boundary conditions to codes with the same locality properties on a 2D lattice with open boundary conditions. For this, we introduce the concept of pruning quantum codes. We explain how pruning bivariate bicycle codes is always possible when the codes are hypergraph products of two classical cyclic codes. We also indicate that this might be possible for more general bivariate bicycle codes by constructing explicit examples. Finally, we investigate fault-tolerant quantum computation using the constructed pruned codes by describing fold-transversal gates.
Forward citations
Cited by 3 Pith papers
-
Construction of the full logical Clifford group for high-rate quantum Reed-Muller codes using only transversal and fold-transversal gates
High-rate self-dual quantum Reed–Muller codes admit ancilla-free addressable Clifford gates generated by transversal H and fold-transversal phase gates.
-
Sequences of Bivariate Bicycle Codes from Covering Graphs
Bivariate bicycle quantum codes form infinite families via graph covers: the [[144,12,12]] gross code is a double cover of [[72,12,6]], with logical-operator lifting and parameter bounds.
-
Efficient Circuit Transpilation of Commuting Gates on 2D Grids
Greedy, problem-dependent SWAP-layer sequences on 2D grids roughly halve QAOA circuit depth and CZ count for sparse MaxCut and MIS graphs, improving hardware approximation ratios by up to ~6–9%.
Discussion (0). Sign in to comment.