Pith. sign in

REVIEW 2 cited by

A Depth-Aware Swap Insertion Scheme for the Qubit Mapping Problem

Not yet reviewed by Pith; the record is open.

This paper has not been read by Pith yet. Machine review is queued; the pith claim, tier, and objections will appear here once it completes.

SPECIMEN: schema-true, not a live event

T0 review · schema-true

One-sentence machine reading of the paper's core claim.

pith:XXXXXXXX · record.json · timestamp

arxiv 2002.07289 v1 pith:OVN2QUUN submitted 2020-02-17 cs.ET quant-ph

classification cs.ETquant-ph
keywords quantumphysicalswapdepth-awaredevicesgatesinsertionmapping
verification ladder T0 review T1 audit T2 compute T3 formal

Signed reviews

No signed human review yet.

0 comments
read the original abstract

The rapid progress of physical implementation of quantum computers paved the way of realising the design of tools to help users write quantum programs for any given quantum devices. The physical constraints inherent to the current NISQ architectures prevent most quantum algorithms from being directly executed on quantum devices. To enable two-qubit gates in the algorithm, existing works focus on inserting SWAP gates to dynamically remap logical qubits to physical qubits. However, their schemes lack the consideration of the depth of generated quantum circuits. In this work, we propose a depth-aware SWAP insertion scheme for qubit mapping problem in the NISQ era.

Discussion (0). Continue with ORCID to comment.

Forward citations

Cited by 2 Pith papers

Reviewed papers in the Pith corpus that reference this work. Sorted by Pith novelty score. Full citation record

  1. Leveraging Phase Polynomials for Quantum Circuit Optimization

    cs.PL 2025-06 conditional novelty 6.0 of 10

    A quantum circuit optimizer, PhasePoly, co-optimizes phase and output parity matrices and merges phase-polynomial blocks across gate barriers, reducing total gates by 34.9% and CNOT gates by 28.5% on average.

  2. AI-Powered Algorithm-Centric Quantum Processor Topology Design

    quant-ph 2024-12 conditional novelty 6.0 of 10

    An RL-based system, Qtailor, designs a circuit-specific qubit topology and reports compiled-circuit depth reductions of 5-46% over a fixed 10x10 grid baseline.

Pith tools