REVIEW 3 cited by
FastML Science Benchmarks: Accelerating Real-Time Scientific Edge Machine Learning
Not yet reviewed by Pith; the record is open.
This paper has not been read by Pith yet. Machine review is queued; the pith claim, tier, and objections will appear here once it completes.
SPECIMEN: schema-true, not a live event
T0 review · schema-true
One-sentence machine reading of the paper's core claim.
pith:XXXXXXXX · record.json · timestamp
Signed reviews
read the original abstract
Applications of machine learning (ML) are growing by the day for many unique and challenging scientific applications. However, a crucial challenge facing these applications is their need for ultra low-latency and on-detector ML capabilities. Given the slowdown in Moore's law and Dennard scaling, coupled with the rapid advances in scientific instrumentation that is resulting in growing data rates, there is a need for ultra-fast ML at the extreme edge. Fast ML at the edge is essential for reducing and filtering scientific data in real-time to accelerate science experimentation and enable more profound insights. To accelerate real-time scientific edge ML hardware and software solutions, we need well-constrained benchmark tasks with enough specifications to be generically applicable and accessible. These benchmarks can guide the design of future edge ML hardware for scientific applications capable of meeting the nanosecond and microsecond level latency requirements. To this end, we present an initial set of scientific ML benchmarks, covering a variety of ML and embedded system techniques.
Forward citations
Cited by 3 Pith papers
-
wa-hls4ml: A Benchmark and Surrogate Models for hls4ml Resource and Latency Estimation
A new open benchmark with 683,176 synthesized hls4ml designs plus GNN/transformer surrogates that predict FPGA resources/latency accurately in-distribution but poorly on out-of-distribution scientific models.
-
Real-Time Analysis of Unstructured Data with Machine Learning on Heterogeneous Architectures
A graph neural network (ETX4VELO) reconstructs LHCb VELO tracks with performance comparable to the production 'search by triplet' algorithm while running end to end in the GPU-based first-level trigger, with additiona...
-
Analysis of Hardware Synthesis Strategies for Machine Learning in Collider Trigger and Data Acquisition
For small-to-medium fully connected VAE trigger encoders on an Alveo U200 FPGA, hls4ml achieves lower latency and SNL achieves lower LUT and FF usage at matched latency.
Discussion (0). Continue with ORCID to comment.