REVIEW 3 major objections 6 minor 1 cited by
SlimPipe: Memory-Thrifty and Efficient Pipeline Parallelism for Long-Context LLM Training
T0 review · 3 major / 6 minor · reviewed 2026-08-16 · deepseek-v4-flash
Pith's one-line read SlimPipe claims slice-level pipeline scheduling makes long-context activation memory shrink with pipeline size while context exchange removes load-imbalance bubbles.
desk verdict SlimPipe's slice-level 1F1B schedule is a real new idea with a plausible memory model, but the 1.57x MFU claims rest on unverifiable closed-source benchmarks, so the paper should be reviewed conditionally on code release. read the letter →
The pith
A machine-rendered reading of the paper's core claim, the machinery that carries it, and where it could break.
The reading
What carries the argument
The central object is the slice: an equal-length segment of the input sequence that replaces the microbatch as the atomic unit of pipeline work. Uniform slicing keeps the accumulated activation footprint bounded and makes the 1F1B schedule memory-stable, but causal attention makes later slices cost more compute; the load-bearing mechanism that fixes this is attention context exchange, where a device with more key-value context sends a query and part of its keys and values to a device with less context, receives the partial attention output, and merges it with the local result via online softmax. Vocabulary parallelism then distributes the output-layer GEMM and embedding across pipeline devices so the last stage does not become a memory and compute hotspot. Together these make the pipeline both memory-scalable and nearly bubble-free.
What would settle it
Reproduce the 70B 2048K configuration on 256 80GB GPUs with identical model, batch, and parallelism settings, and log peak activation memory per stage and per-device idle time in the steady phase; the claim fails if peak memory does not track $(1+2(p-1)/n)M_a/p$ as $p$ grows, or if attention-context exchange leaves per-device idle time above the one-key-value-slice imbalance bound.
Extended reading notes
Core claim
On its own terms, SlimPipe establishes that pipeline-parallel activation memory need not be constant in the pipeline size. By chopping every sequence into $n$ uniform slices and scheduling forward and backward passes at slice granularity in 1F1B order, the warm-up phase accumulates at most $M_{\text{acc}} = (1+\delta)M_a/p$ with $\delta = 2(p-1)/n$, approaching $M_a/p$ as $n$ grows, and warm-up and cool-down bubbles shrink by about a factor of $n$. Because causal attention makes later slices more expensive, SlimPipe exchanges part of each device's attention context with a less-loaded device, computing partial attention remotely and merging via online softmax, leaving per-device workloads within one key-value slice of balance. It also parallelizes the output-layer GEMM along the vocabulary dimension across all pipeline devices. The paper argues that this combination delivers near-zero memory overhead and minimal pipeline bubbles simultaneously, supported by measured MFU gains across dense and MoE models.
Load-bearing premise
The memory and bubble formulas assume slicing a sequence into $n$ equal pieces does not change total useful compute and that the attention-context exchange can be overlapped or kept small enough that every pipeline device stays busy; if that overlap fails, the reported speedups shrink accordingly.
Editorial extensions
If this is right
- Activation memory becomes an inverse function of pipeline size: with $n$ equal slices and $p$ pipeline ranks, accumulated activation memory is $(1 + 2(p-1)/n) M_a / p$, approaching $M_a/p$ as the number of slices grows, so adding pipeline stages directly buys activation headroom.
- Warm-up and cool-down bubbles shrink by about a factor of $n$, and further by the number of interleaved stages $v$, so training can stay efficient with as few as two microbatches, the regime forced by long context and critical batch sizes.
- The context-exchange volume is bounded by about $2 L M_h$ per microbatch, essentially independent of $p$ and $n$, so load balancing does not add communication that grows with pipeline size.
- In the reported measurements, this translates to up to 1.57x MFU over the strongest pipeline baseline at 512K context, and over 45% MFU for a 70B model at 2048K on 256 80GB GPUs; with pipeline-aware offloading, contexts reach 4096K on a Mixtral-class model.
- Because SlimPipe distributes activations as well as model states, it avoids full activation checkpointing in many long-context settings, keeping arithmetic intensity high.
Reading between the lines
- A testable extension beyond the paper: apply the same slice-level context exchange to long-context inference prefill, where causal-attention imbalance also appears, and measure whether the one-key-value-slice balance bound holds at serving batch sizes.
- The memory formula suggests a design rule of choosing $n$ proportional to $p$ (the paper uses values like $n=4p$ in its largest runs); an independent sweep of arithmetic intensity versus bubble fraction could sharpen this rule across different attention-to-MLP compute ratios.
- If the overlap assumption on context exchange holds on clusters with slower interconnects, SlimPipe-style scheduling would let pipeline parallelism substitute for context parallelism as the primary long-context axis, an inference the paper does not directly test.
- The reported 1.57x is on a 512K MoE configuration; a synthetic ablation that varies only the exchange-overlap ratio would isolate how much of the gain comes from memory savings versus bubble elimination, which the aggregate MFU comparison does not separate.
Signed reviews
Editorial analysis
A structured set of objections, weighed in public.
Referee Report
Summary. The paper proposes SlimPipe, a fine-grained pipeline-parallelism scheme that splits each microbatch into uniform sequence slices and schedules them with a 1F1B schedule, reducing accumulated activation memory and warm-up bubble time. To counteract the workload imbalance caused by causal attention, SlimPipe introduces an attention context exchange mechanism that redistributes attention computation across pipeline devices, and it distributes the vocabulary/output layer across PP ranks. The paper derives formulas for activation memory scaling (Eq. 1) and context-exchange communication volume (Eq. 2), and reports empirical MFU gains over Megatron-LM and DeepSpeed, including a 1.57x speedup on Mixtral 8x7B at 512K context and 45.0% MFU on Llama 70B at 2048K context on 256 GPUs.
Significance. The core idea is timely and potentially significant: training long-context LLMs is memory-bound, and a slice-level schedule that makes activation memory scale inversely with PP size, while balancing causal-attention load, could be an important building block. The paper's strength is a clean theoretical model for activation memory (Eq. 1), supported by the memory experiment in Figure 10, and the context-exchange scheme is a novel mechanism for balancing causal-attention work. However, the headline throughput claims rest on a closed-source Megatron-LM fork with grid-searched configurations that are not disclosed, and the communication cost of context exchange is bounded only by a volume expression, not demonstrated to be overlapped. If the comparisons are made fair and the communication behavior is measured, the contribution would be solid and likely to be adopted by the community.
major comments (3)
- [Section 6.4, Figures 12 and Table 4] The central MFU claims (up to 1.57x over Megatron-LM and 45.0% on Llama 70B at 2048K) are not reproducible because no code, configuration files, raw logs, or per-benchmark winning grid-search configurations are provided. The baselines are not stock systems: Section 6.4 says activation-saving techniques from Section 5 are applied uniformly to both systems and that full/selective checkpointing is enabled on their demand, so the reported speedups could reflect baseline configuration deficiencies rather than the slice-level schedule itself. Please release the code and configuration files, or at minimum provide the winning hybrid-parallelism configuration for every benchmark point and the raw measured MFU for all configurations in the grid.
- [Sections 4.2.3 and 5 (Early Key-Value Exchange)] Equation (2) bounds the volume of context-exchange communication, but the paper asserts that this communication is overlapped with computation without providing any measured communication time, overlap ratio, or comparison of communication time to compute time. The theoretical bubble-fraction formulas in Section 4.1.3 and Table 2 do not include communication cost, so the claimed 'minimal pipeline bubbles' are established only under an implicit overlap assumption that is not validated. Please provide communication time measurements (e.g., fraction of step time, overlap efficiency) for the context exchange in the configurations of Figure 12, and clarify whether the formulas in Table 2 are intended to include communication overhead.
- [Section 6.6, Figures 13 and 14] The ZB-V and V-Half baselines are run with float16 instead of bfloat16 and with a full-checkpointing implementation that the authors state 'does not work properly' for ZB-V, causing early OOM. This does not establish that SlimPipe outperforms a properly configured state-of-the-art ZB-V or V-Half; the claim that SlimPipe is superior across all context lengths in Figure 13 is therefore not supported by these experiments. Please either fix the baseline implementations, use the same precision for all schemes, or remove/replace this comparison.
minor comments (6)
- [Figure 10] The markers and curves are very small; consider adding error bars or reporting the number of repeated runs, and fix the corrupted unicode labels on the y-axis (e.g., '//u1D45D').
- [Table 2] The bubble-fraction expressions are hard to interpret; please define all variables (n, m, v, p) in the caption and state explicitly whether communication time is included in the formulas.
- [Figure 12] The legend contains the typo 'No Con/f_iguration'; please clarify the meaning of the green triangle and red cross markers and ensure the legend matches the text description.
- [Section 6.6] The statement that float16 was used 'in place of bfloat16, for the latter is not yet supported' is surprising for Hopper GPUs, which support bfloat16; please clarify what is not supported and whether this affects the comparison.
- [Section 4.2.3] The inequality in Eq. (2) is asserted without derivation; please show how the floor terms lead to the stated upper bound, since the bound is used to argue that the communication volume is almost independent of p and n.
- [Section 5] The term 'Commutated Context Parallelism' is unclear; if it is a variant of the described query/output-exchanging CP, please rename it to avoid confusion with 'communicated' or 'commutative'.
Circularity Check
No significant circularity: SlimPipe's memory and bubble claims are accounting identities tested empirically; benchmark concerns are reproducibility issues, not circularity.
full rationale
The core derivations are schedule-accounting identities, not fitted predictions. Equation (1), M_acc = (1+delta) M_a/p with delta = 2(p-1)/n, follows from counting how many slice activations each pipeline device retains under the 1F1B schedule with uniform slicing, and Equation (2) bounds the context-exchange volume by counting Q/O/K/V slices. Neither formula contains a parameter fitted to the claims it supports. Figure 10 tests Equation (1) against measured torch.cuda.max_memory_allocated values using a memory model taken from [19,48]; the measured alignment is empirical support, not a definitional restatement. The MFU comparisons in Figures 12-13 and Table 4 are end-to-end measurements; concerns that the custom Megatron-LM fork and closed configurations make them hard to reproduce are correctness and verifiability concerns, not circularity. Reference [48] is authored by overlapping Kuaishou authors and is used for the offloading and memory-modeling components, but those components are externally falsifiable techniques from a peer-reviewed ATC paper and do not carry the paper's central scheduling or memory-scaling derivation.
Assumptions & free parameters
free parameters (3)
- number of slices n =
typically 2p or 4p in benchmarks; the paper notes 'moderate' values are best
- per-model offload ratio =
75%, 80%, 95%, 100% in Table 4
- selective checkpointing on demand =
full or selective, decided per configuration
assumptions (4)
- domain assumption Uniform slicing keeps total useful compute constant, and per-slice compute is proportional to the number of attended key-value tokens under causal attention.
- domain assumption The online-softmax merge of remotely computed attention outputs is numerically equivalent to exact attention and can be done at negligible cost.
- domain assumption Communication of exchanged context can be overlapped with compute (early key-value exchange) so that the bounded communication volume in Equation 2 does not become the bottleneck.
- ad hoc to paper The memory model from reference [48] (by overlapping authors) correctly predicts activation sizes without SlimPipe.
Cite this review
Pith. "Pith review of SlimPipe: Memory-Thrifty and Efficient Pipeline Parallelism for Long-Context LLM Training." pith.science (2026). https://pith.science/paper/R2M44POH
@misc{pith2026250414519,
author = {Pith},
title = {Pith review of: SlimPipe: Memory-Thrifty and Efficient Pipeline Parallelism for Long-Context LLM Training},
year = {2026},
howpublished = {\url{https://pith.science/paper/R2M44POH}},
note = {Machine review of arXiv:2504.14519}
}
abstract
Pipeline Parallelism (PP) serves as a crucial technique for training Large Language Models (LLMs), owing to its capability to alleviate memory pressure from model states with relatively low communication overhead. However, in long-context scenarios, existing pipeline parallelism methods fail to address the substantial activation memory pressure, primarily due to the peak memory consumption resulting from the accumulation of activations across multiple microbatches. Moreover, these approaches inevitably introduce considerable pipeline bubbles, further hindering efficiency. To tackle these challenges, we propose SlimPipe, a novel approach to fine-grained pipeline parallelism that employs uniform sequence slicing coupled with one-forward-one-backward (1F1B) schedule. It reduces the accumulated activations from several microbatches to just one, which is split into several slices. Although the slices are evenly partitioned, the computation cost is not equal across slices due to causal attention. We develop a sophisticated workload redistribution technique to address this load imbalance. SlimPipe achieves (1) near-zero memory overhead and (2) minimal pipeline bubbles simultaneously. The effectiveness of SlimPipe has been proven by thorough testing with diverse model architectures, context window sizes, and SlimPipe-specific configurations. For example, on the Llama 70B model, compared to state-of-the-art methods, SlimPipe significantly boosts the Model FLOPs Utilization (MFU) to up to $1.57\times$ for a context length of 512K. More notably, for a context length of 2048K, it maintains over 45% utilization on 256 NVIDIA Hopper 80GB GPUs, while other approaches either suffer significant performance drops or fail entirely due to memory constraints.
Figures
Figures from the paper (9 more)
Forward citations
Cited by 1 Pith paper
-
OctoPipe: Reducing Pipeline Bubbles for Heterogeneous Models via Co-Optimizing Partitioning, Placement, and Scheduling
Co-optimizing model partition, placement, and workload scheduling for pipeline-parallel LLM training is claimed to improve throughput by 1.15 to 1.44x (abstract) or up to 2.14x (body).
Reference graph
Works this paper leans on
-
[1]
Joshua Ainslie, James Lee-Thorp, Michiel De Jong, Yury Zemlyanskiy, Federico Lebrón, and Sumit Sanghai. 2023. Gqa: Training generalized multi-query trans- former models from multi-head checkpoints. arXiv preprint arXiv:2305.13245 (2023)
arXiv 2023
-
[2]
Olivier Beaumont, Lionel Eyraud-Dubois, Julien Hermann, Alexis Joly, and Alena Shilova. 2019. Optimal checkpointing for heterogeneous chains: how to train deep neural networks with limited memory. arXiv preprint arXiv:1911.13214 (2019)
arXiv 2019
-
[3]
William Brandon, Aniruddha Nrusimha, Kevin Qian, Zachary Ankner, Tian Jin, Zhiye Song, and Jonathan Ragan-Kelley. 2023. Striped attention: Faster ring attention for causal transformers. arXiv preprint arXiv:2311.09431 (2023)
arXiv 2023
-
[4]
Brown, Benjamin Mann, Nick Ryder, Melanie Subbiah, J
Tom B. Brown, Benjamin Mann, Nick Ryder, Melanie Subbiah, J. Kaplan, Prafulla Dhariwal, Arvind Neelakantan, Pranav Shyam, Girish Sastry, Amanda Askell, Sandhini Agarwal, Ariel Herbert-Voss, Gretchen Krueger, T. Henighan, R. Child, A. Ramesh, Daniel M. Ziegler, Jeff Wu, Clemens Winter, Christopher Hesse, Mark Chen, Eric Sigler, Ma teusz Litwin, S. Gray, B....
work page 2020
-
[5]
Tianqi Chen, Bing Xu, Chiyuan Zhang, and Carlos Guestrin. 2016. Training deep nets with sublinear memory cost. arXiv preprint arXiv:1604.06174 (2016)
arXiv 2016
-
[6]
Sharan Chetlur, Cliff Woolley, Philippe Vandermersch, Jonathan Cohen, John Tran, Bryan Catanzaro, and Evan Shelhamer. 2014. cuDNN: Efficient primitives for deep learning. arXiv preprint arXiv:1410.0759 (2014)
arXiv 2014
-
[7]
Tri Dao, Dan Fu, Stefano Ermon, Atri Rudra, and Christopher Ré. 2022. Flashat- tention: Fast and memory-efficient exact attention with io-awareness. Advances in Neural Information Processing Systems 35 (2022), 16344–16359
2022
-
[8]
Abhimanyu Dubey, Abhinav Jauhri, Abhinav Pandey, Abhishek Kadian, Ah- mad Al-Dahle, Aiesha Letman, Akhil Mathur, Alan Schelten, Amy Yang, Angela Fan, Anirudh Goyal, Anthony Hartshorn, Aobo Yang, Archi Mitra, Archie Sra- vankumar, Artem Korenev, Arthur Hinsvark, Arun Rao, Aston Zhang, Aurelien Rodriguez, Austen Gregerson, Ava Spataru, Baptiste Roziere, Bet...
Show all 52 references
-
[9]
Shiqing Fan, Yi Rong, Chen Meng, Zongyan Cao, Siyu Wang, Zhen Zheng, Chuan Wu, Guoping Long, Jun Yang, Lixue Xia, et al. 2021. DAPPLE: A pipelined data parallel approach for training large models. In Proceedings of the 26th ACM SIGPLAN Symposium on Principles and Practice of P...
2021
-
[10]
William Fedus, Barret Zoph, and Noam Shazeer. 2022. Switch transformers: Scaling to trillion parameter models with simple and efficient sparsity. Journal of Machine Learning Research 23, 120 (2022), 1–39
2022
-
[11]
Trevor Gale, Deepak Narayanan, Cliff Young, and Matei Zaharia. 2023. Megablocks: Efficient sparse training with mixture-of-experts. Proceedings of Zhouyang Li et al. Machine Learning and Systems 5 (2023), 288–304
2023
-
[12]
Yanping Huang, Youlong Cheng, Ankur Bapna, Orhan Firat, Dehao Chen, Mia Chen, HyoukJoong Lee, Jiquan Ngiam, Quoc V Le, Yonghui Wu, et al . 2019. Gpipe: Efficient training of giant neural networks using pipeline parallelism. Advances in neural information processing systems 32 (2019)
2019
-
[13]
Changho Hwang, Wei Cui, Yifan Xiong, Ziyue Yang, Ze Liu, Han Hu, Zilong Wang, Rafael Salas, Jithin Jose, Prabhat Ram, et al. 2023. Tutel: Adaptive mixture- of-experts at scale. Proceedings of Machine Learning and Systems 5 (2023), 269– 287
2023
-
[14]
Sam Ade Jacobs, Masahiro Tanaka, Chengming Zhang, Minjia Zhang, Shuai- wen Leon Song, Samyam Rajbhandari, and Yuxiong He. 2023. Deepspeed ulysses: System optimizations for enabling training of extreme long sequence transformer models. arXiv preprint arXiv:2309.14509 (2023)
2023 arXiv
-
[15]
Gonzalez
Paras Jain, Ajay Jain, Aniruddha Nrusimha, Amir Gholami, Pieter Abbeel, Kurt Keutzer, Ion Stoica, and Joseph E. Gonzalez. 2020. Checkmate: Breaking the memory wall with optimal tensor rematerialization. In Proceedings of Machine Learning and Systems, Vol. 2. 497–511
2020
-
[16]
Albert Q Jiang, Alexandre Sablayrolles, Antoine Roux, Arthur Mensch, Blanche Savary, Chris Bamford, Devendra Singh Chaplot, Diego de las Casas, Emma Bou Hanna, Florian Bressand, et al . 2024. Mixtral of experts. arXiv preprint arXiv:2401.04088 (2024)
2024 arXiv
-
[17]
Taebum Kim, Hyoungjoo Kim, Gyeong-In Yu, and Byung-Gon Chun. 2023. BPIPE: memory-balanced pipeline parallelism for training large language models. In International Conference on Machine Learning . 16639–16653
2023
-
[18]
Marisa Kirisame, Steven Lyubomirsky, Altan Haan, Jennifer Brennan, Mike He, Jared Roesch, Tianqi Chen, and Zachary Tatlock. 2020. Dynamic Tensor Rematerialization. arXiv preprint arXiv:2006.09616 (2020)
2020 arXiv
-
[19]
Vijay Anand Korthikanti, Jared Casper, Sangkug Lym, Lawrence McAfee, Michael Andersch, Mohammad Shoeybi, and Bryan Catanzaro. 2023. Reducing activation recomputation in large transformer models. Proceedings of Machine Learning and Systems 5 (2023), 341–353
2023
-
[20]
Woosuk Kwon, Zhuohan Li, Siyuan Zhuang, Ying Sheng, Lianmin Zheng, Cody Hao Yu, Joseph Gonzalez, Hao Zhang, and Ion Stoica. 2023. Efficient memory management for large language model serving with pagedattention. In Proceedings of the 29th Symposium on Operating Systems Princip...
2023
-
[21]
Dmitry Lepikhin, HyoukJoong Lee, Yuanzhong Xu, Dehao Chen, Orhan Firat, Yanping Huang, Maxim Krikun, Noam Shazeer, and Zhifeng Chen. 2020. Gshard: Scaling giant models with conditional computation and automatic sharding. arXiv preprint arXiv:2006.16668 (2020)
2020 arXiv
-
[22]
Zhuohan Li, Siyuan Zhuang, Shiyuan Guo, Danyang Zhuo, Hao Zhang, Dawn Song, and Ion Stoica. 2021. Terapipe: Token-level pipeline parallelism for training large-scale language models. In International Conference on Machine Learning . 6543–6552
2021
-
[23]
Hao Liu, Matei Zaharia, and Pieter Abbeel. 2023. Ring attention with blockwise transformers for near-infinite context. arXiv preprint arXiv:2310.01889 (2023)
2023 arXiv
-
[24]
Sam McCandlish, Jared Kaplan, Dario Amodei, and OpenAI Dota Team. 2018. An empirical model of large-batch training. arXiv preprint arXiv:1812.06162 (2018)
2018 arXiv
-
[25]
Maxim Milakov and Natalia Gimelshein. 2018. Online normalizer calculation for softmax. arXiv preprint arXiv:1805.02867 (2018)
2018 arXiv
-
[26]
Deepak Narayanan, Aaron Harlap, Amar Phanishayee, Vivek Seshadri, Nikhil R Devanur, Gregory R Ganger, Phillip B Gibbons, and Matei Zaharia. 2019. PipeDream: Generalized pipeline parallelism for DNN training. In Proceedings of the 27th ACM symposium on operating systems princip...
2019
-
[27]
Deepak Narayanan, Amar Phanishayee, Kaiyu Shi, Xie Chen, and Matei Zaharia
-
[28]
Deepak Narayanan, Mohammad Shoeybi, Jared Casper, Patrick LeGresley, Mostofa Patwary, Vijay Korthikanti, Dmitri Vainbrand, Prethvi Kashinkunti, Julie Bernauer, Bryan Catanzaro, et al. 2021. Efficient large-scale language model training on gpu clusters using megatron-lm. In Pro...
2021
-
[29]
Adam Paszke, Sam Gross, Francisco Massa, Adam Lerer, James Bradbury, Gregory Chanan, Trevor Killeen, Zeming Lin, Natalia Gimelshein, Luca Antiga, et al. 2019. Pytorch: An imperative style, high-performance deep learning library. Advances in neural information processing system...
2019
-
[30]
Patil, Paras Jain, Prabal Dutta, Ion Stoica, and Joseph E
Shishir G. Patil, Paras Jain, Prabal Dutta, Ion Stoica, and Joseph E. Gonzalez
-
[31]
Reiner Pope, Sholto Douglas, Aakanksha Chowdhery, Jacob Devlin, James Brad- bury, Jonathan Heek, Kefan Xiao, Shivani Agrawal, and Jeff Dean. 2023. Efficiently scaling transformer inference. Proceedings of Machine Learning and Systems 5 (2023), 606–624
2023
-
[32]
Ofir Press and Lior Wolf. 2016. Using the output embedding to improve language models. arXiv preprint arXiv:1608.05859 (2016)
2016 arXiv
-
[33]
Penghui Qi, Xinyi Wan, Nyamdavaa Amar, and Min Lin. 2024. Pipeline Paral- lelism with Controllable Memory. arXiv:2405.15362 [cs.LG] https://arxiv.org/ abs/2405.15362
2024 arXiv
-
[34]
Penghui Qi, Xinyi Wan, Guangxing Huang, and Min Lin. 2024. Zero Bubble (Almost) Pipeline Parallelism. InThe Twelfth International Conference on Learning Representations
2024
-
[35]
Samyam Rajbhandari, Conglong Li, Zhewei Yao, Minjia Zhang, Reza Yazdani Aminabadi, Ammar Ahmad Awan, Jeff Rasley, and Yuxiong He. 2022. Deepspeed- moe: Advancing mixture-of-experts inference and training to power next- generation ai scale. InInternational conference on machine...
2022
-
[36]
Samyam Rajbhandari, Jeff Rasley, Olatunji Ruwase, and Yuxiong He. 2020. Zero: Memory optimizations toward training trillion parameter models. In SC20: Inter- national Conference for High Performance Computing, Networking, Storage and Analysis. IEEE, 1–16
2020
-
[37]
Jeff Rasley, Samyam Rajbhandari, Olatunji Ruwase, and Yuxiong He. 2020. Deep- speed: System optimizations enable training deep learning models with over 100 billion parameters. In Proceedings of the 26th ACM SIGKDD International Conference on Knowledge Discovery & Data Mining ...
2020
-
[38]
Minsoo Rhu, Natalia Gimelshein, Jason Clemons, Arslan Zulfiqar, and Stephen W Keckler. 2016. vDNN: Virtualized deep neural networks for scalable, memory- efficient neural network design. In 2016 49th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO) . IEEE, 1–13
2016
-
[39]
David E Rumelhart, Geoffrey E Hinton, and Ronald J Williams. 1986. Learning representations by back-propagating errors. nature 323, 6088 (1986), 533–536
1986
-
[40]
Mohammad Shoeybi, Mostofa Patwary, Raul Puri, Patrick LeGresley, Jared Casper, and Bryan Catanzaro. 2019. Megatron-LM: Training multi-billion parameter language models using model parallelism. arXiv preprint arXiv:1909.08053 (2019)
2019 arXiv
-
[41]
SB Shriram, Anshuj Garg, and Purushottam Kulkarni. 2019. Dynamic memory management for GPU-based training of deep neural networks. In 2019 IEEE International Parallel and Distributed Processing Symposium (IPDPS) . 200–209
2019
-
[42]
Gemini Team, Rohan Anil, Sebastian Borgeaud, Jean-Baptiste Alayrac, Jiahui Yu, Radu Soricut, Johan Schalkwyk, Andrew M. Dai, Anja Hauth, Katie Millican, David Silver, Melvin Johnson, Ioannis Antonoglou, Julian Schrittwieser, Amelia Glaese, Jilin Chen, Emily Pitler, Timothy Lil...
2024 arXiv
-
[43]
Gemma Team, Thomas Mesnard, Cassidy Hardin, Robert Dadashi, Surya Bhupati- raju, Shreya Pathak, Laurent Sifre, Morgane Rivière, Mihir Sanjay Kale, Juliette Love, et al. 2024. Gemma: Open models based on gemini research and technology. arXiv preprint arXiv:2403.08295 (2024)
2024 arXiv
-
[44]
Hugo Touvron, Thibaut Lavril, Gautier Izacard, Xavier Martinet, Marie-Anne Lachaux, Timothée Lacroix, Baptiste Rozière, Naman Goyal, Eric Hambro, Faisal Azhar, Aurélien Rodriguez, Armand Joulin, Edouard Grave, and Guillaume Lam- ple. 2023. LLaMA: Open and efficient foundation ...
2023 arXiv
-
[45]
Hugo Touvron, Louis Martin, Kevin Stone, Peter Albert, Amjad Almahairi, Yas- mine Babaei, Nikolay Bashlykov, Soumya Batra, Prajjwal Bhargava, Shruti Bhos- ale, Dan Bikel, Lukas Blecher, Cristian Canton-Ferrer, Moya Chen, Guillem Cucurull, David Esiobu, Jude Fernandes, Jeremy F...
2023 arXiv
-
[46]
Ashish Vaswani, Noam Shazeer, Niki Parmar, Jakob Uszkoreit, Llion Jones, Aidan N Gomez, Łukasz Kaiser, and Illia Polosukhin. 2017. Attention is all you need. Advances in neural information processing systems 30 (2017)
2017
-
[47]
Xing, Qirong Ho, Wei Dai, Jin Kyu Kim, Jinliang Wei, Seunghak Lee, Xun Zheng, Pengtao Xie, Abhimanu Kumar, and Yaoliang Yu
Eric P. Xing, Qirong Ho, Wei Dai, Jin Kyu Kim, Jinliang Wei, Seunghak Lee, Xun Zheng, Pengtao Xie, Abhimanu Kumar, and Yaoliang Yu. 2015. Petuum: A New Platform for Distributed Machine Learning on Big Data. IEEE Transactions on Big Data 1, 2 (2015), 49–67. doi:10.1109/TBDATA.2...
2015
-
[48]
Tailing Yuan, Yuliang Liu, Xucheng Ye, Shenglong Zhang, Jianchao Tan, Bin Chen, Chengru Song, and Di Zhang. 2024. Accelerating the Training of Large Language Models using Efficient Activation Rematerialization and Optimal Hy- brid Parallelism. In 2024 USENIX Annual Technical C...
2024
-
[49]
Barret Zoph, Irwan Bello, Sameer Kumar, Nan Du, Yanping Huang, Jeff Dean, Noam Shazeer, and William Fedus. 2022. St-moe: Designing stable and transfer- able sparse expert models. arXiv preprint arXiv:2202.08906 (2022)
2022 arXiv
-
[2021]
InInternational Conference on Machine Learning
Memory-efficient pipeline-parallel dnn training. InInternational Conference on Machine Learning. PMLR, 7937–7947
-
[2022]
In Proceedings of the 39th International Conference on Machine Learning, Vol
POET: Training Neural Networks on Tiny Devices with Integrated Rema- terialization and Paging. In Proceedings of the 39th International Conference on Machine Learning, Vol. 162. 17573–17583
-
[2024]
arXiv preprint arXiv:2407.21783 (2024)
The Llama 3 Herd of Models. arXiv preprint arXiv:2407.21783 (2024)
2024 arXiv
Reviewed August 16, 2026 · model on record in the stance chip above.
Discussion (0). Continue with ORCID to comment.