pith. sign in

arxiv: 2503.14649 · v2 · pith:UX7LQ7ZRnew · submitted 2025-03-18 · 💻 cs.IR · cs.AI· cs.CL· cs.DC

RAGO: Systematic Performance Optimization for Retrieval-Augmented Generation Serving

classification 💻 cs.IR cs.AIcs.CLcs.DC
keywords servingperformancegenerationoptimizationragoretrieval-augmentedacrossefficient
0
0 comments X
read the original abstract

Retrieval-augmented generation (RAG), which combines large language models (LLMs) with retrievals from external knowledge databases, is emerging as a popular approach for reliable LLM serving. However, efficient RAG serving remains an open challenge due to the rapid emergence of many RAG variants and the substantial differences in workload characteristics across them. In this paper, we make three fundamental contributions to advancing RAG serving. First, we introduce RAGSchema, a structured abstraction that captures the wide range of RAG algorithms, serving as a foundation for performance optimization. Second, we analyze several representative RAG workloads with distinct RAGSchema, revealing significant performance variability across these workloads. Third, to address this variability and meet diverse performance requirements, we propose RAGO (Retrieval-Augmented Generation Optimizer), a system optimization framework for efficient RAG serving. Our evaluation shows that RAGO achieves up to a 2x increase in QPS per chip and a 55% reduction in time-to-first-token latency compared to RAG systems built on LLM-system extensions.

This paper has not been read by Pith yet.

discussion (0)

Sign in with ORCID, Apple, or X to comment. Anyone can read and Pith papers without signing in.

Forward citations

Cited by 1 Pith paper

Reviewed papers in the Pith corpus that reference this work. Sorted by Pith novelty score.

  1. MIST: A Co-Design Framework for Heterogeneous, Multi-Stage LLM Inference

    cs.AR 2025-04 unverdicted novelty 7.0

    MIST is a new simulator for heterogeneous multi-stage LLM inference that combines hardware traces with analytical models to explore configuration trade-offs in hybrid CPU-accelerator systems.