REVIEW 2 major objections 6 minor 8 cited by
Establishing a New Benchmark in Quantum Computational Advantage with 105-qubit Zuchongzhi 3.0 Processor
T0 review · 2 major / 6 minor · reviewed 2026-08-11 · deepseek-v4-flash
Pith's one-line read Zuchongzhi 3.0 performs 83-qubit, 32-cycle random circuit sampling whose classical simulation would take an estimated 6.4 billion years on Frontier, a cost six orders of magnitude beyond previous results.
desk verdict A clean RCS milestone with a conditional cost headline; referee it and demand the simulation details. read the letter →
The pith
A machine-rendered reading of the paper's core claim, the machinery that carries it, and where it could break.
The reading
What carries the argument
The load-bearing object is the random circuit itself: 83 transmon qubits from a 105-qubit, 15-by-7 lattice running 32 cycles of single-qubit gates randomly chosen from $\sqrt{X}$, $\sqrt{Y}$, and $\sqrt{W}$, interleaved with iSWAP-like two-qubit gates in the ABCD-CDAB pattern. The argument is carried by the pairing of this circuit with the tensor-network contraction cost model: the paper counts floating-point operations for one million uncorrelated noisy bitstrings under two memory scenarios, then divides by Frontier's estimated throughput to get the claimed runtime. The experimental side is anchored by patch-circuit verification, where 2-patch and 4-patch circuits with tractable classical simulation are used to confirm that the discrete error model's fidelity predictions track the experiment closely; this is what lets the full-circuit fidelity be trusted without a classical simulation of the full circuit.
What would settle it
Run the same 83-qubit, 32-cycle circuit through an independent tensor-network simulator and count the actual floating-point operations needed to produce one million uncorrelated noisy bitstrings at fidelity 0.025%; if another contraction ordering finishes on Frontier-scale hardware in far less than $6.4\times 10^9$ years, the infeasibility claim is refuted. A cheaper check is to reproduce the single-amplitude FLOP count of $5.1\times 10^{31}$ with a separate code and see whether the published cost estimate matches.
Extended reading notes
Core claim
The paper's central discovery is an experimental scaling-up of random circuit sampling beyond the previous frontier. On Zuchongzhi 3.0, the authors run an 83-qubit circuit for 32 cycles, verify fidelity through patch-circuit cross-entropy benchmarking (the measured 83-qubit 4-patch fidelity is 0.030% versus an estimate of 0.033%), and estimate the full-circuit fidelity at 0.025%. The authors then use the state-of-the-art tensor-network contraction method to estimate that generating a million uncorrelated bitstrings at that fidelity would need about $8.4\times 10^{33}$ floating-point operations under a 9.2 PB memory constraint, corresponding to about $6.4\times 10^9$ years on Frontier even assuming 20% peak FLOP efficiency; under an unrealistic 762.2 PB memory limit, the estimate is $7.5\times 10^{31}$ operations and $5.7\times 10^7$ years. Because this cost is roughly six orders of magnitude larger than their corresponding estimate for the SYC-67 and SYC-70 experiments, they claim a new quantum computational advantage benchmark.
Load-bearing premise
The central claim collapses if the tensor-network cost model used for the estimates overstates how fast a classical computer can simulate the 83-qubit, 32-cycle circuit; the 6.4-billion-year figure and the six-orders-of-magnitude margin both come from that model's assumed contraction ordering and 20% FLOP efficiency.
Editorial extensions
If this is right
- The 83-qubit, 32-cycle circuit becomes the new reference point for random circuit sampling experiments, with an estimated classical simulation cost about six orders of magnitude above the prior 67- and 70-qubit results.
- The validation pattern of matching 4-patch measured fidelities to discrete-error-model predictions supports using the same estimation method for even larger circuits as hardware scales.
- The reported hardware fidelities (0.10% single-qubit Pauli error, 0.38% two-qubit Pauli error, 0.82% readout error with active reset) indicate the same processor can run further RCS configurations with more qubits or more cycles.
- Even if one ignores realistic memory limits and assumes 762.2 PB of available memory, the estimated classical runtime remains $5.7\times 10^7$ years, so the claimed gap is not merely an artifact of the 9.2 PB memory cap.
- The combination of high-fidelity gates and fast, stable sampling (400 µs per shot with active reset) makes the platform a candidate for near-term applications the paper lists, including optimization, machine learning, and drug discovery.
Reading between the lines
- Because the cost figures come from the paper's own tensor-network contraction model with an assumed 20% FLOP efficiency, the exact billion-year number is model-dependent; an independent contraction ordering or improved tensor-network code could change the runtime estimate by orders of magnitude without changing the experimental data.
- The six-orders-of-magnitude margin is computed with the same model for both the new circuit and the previous experiments, so the comparison is self-consistent but not an absolute statement about all possible classical algorithms; the earlier claims made for the previous experiments are not affected by this new result.
- A direct stress test of the advantage claim would be to release the full circuit specification and let independent groups attempt optimized tensor-network or other simulations, comparing measured FLOP counts against the paper's table of costs.
- If the sampling advantage is to become useful rather than a benchmark, the same 83-qubit platform would need to be paired with algorithms that translate high-fidelity samples into answers for optimization or machine-learning problems; the paper gestures at these directions but does not demonstrate them.
Signed reviews
Editorial analysis
A structured set of objections, weighed in public.
Referee Report
Summary. The paper reports on Zuchongzhi 3.0, a 105-qubit superconducting processor, and a random circuit sampling (RCS) experiment on an 83-qubit, 32-cycle circuit. The authors measure gate and readout fidelities, use patch circuits to estimate the fidelity of the full circuit, collect 410 million bitstrings, and estimate that reproducing one million samples on Frontier would take about 6.4e9 years, which they state is six orders of magnitude beyond Google's SYC-67 experiment. The paper concludes that this establishes a new benchmark in quantum computational advantage.
Significance. If the classical cost estimate is correct, this is an important experimental milestone for RCS-based quantum advantage. The calibration and verification effort is a strength: the 31-qubit full-circuit versus patch-circuit fidelity scaling provides a useful consistency check, the 4-patch calibration is a sensible methodology, and the supplemental material contains detailed device characterization, active reset, crosstalk correction, and stability monitoring. The paper's central quantitative claim, however, depends on a tensor-network cost model from the same collaboration with no independent validation and no uncertainty estimate, and the full 83-qubit circuit fidelity is extrapolated from patch circuits rather than directly verified. The work is therefore significant and worth publishing, but the headline claim needs stronger support before acceptance.
major comments (2)
- [Computational Cost Estimation, Table I] The central claim of 6.4e9 years on Frontier rests entirely on the FLOP counts in Table I, which are produced with tensor-network algorithms from refs [26,27] of the same collaboration. The text states that a 20% FLOP efficiency is 'presumed' and uses a factor of 8 machine FLOPs per complex FLOP, but no contraction-path data, no independent implementation, and no uncertainty analysis are provided. Since the six-orders-of-magnitude benchmark is a direct comparison of this estimated classical cost, the estimate is load-bearing. Please provide a sensitivity analysis over the FLOP-efficiency assumption, memory constraints, and contraction ordering, and release sufficient details (e.g., contraction paths or a reproducible benchmark) for independent scrutiny. The inconsistent use of '80 qubits' versus '83 qubits' in this same section should also be corrected.
- [Large-Scale Random Circuit Sampling, Fig. 3(c)] The fidelity of the 83-qubit, 32-cycle full circuit is not measured directly; it is extrapolated from 4-patch circuits and an error model, yielding an estimated fidelity of 0.025%. The 31-qubit fidelity scaling is a valuable consistency check, but it does not certify the larger full-circuit fidelity, and systematic errors in idle gates, coupler distortion, or state preparation could shift the extrapolation. Because the classical sampling cost in Table I scales with fidelity (the '1 Million Noisy Samples' column depends on the target fidelity), the uncertainty in this extrapolated fidelity propagates into the headline runtime. Please quantify the uncertainty in the full-circuit fidelity estimate and discuss how a 5x or 10x deviation in the actual full-circuit fidelity would affect the claimed advantage.
minor comments (6)
- [Computational Cost Estimation] The word 'harderst' is a typo; it should be 'hardest'.
- [Computational Cost Estimation] The text alternates between '80 qubits' and '83 qubits' for the same circuit; please use '83 qubits' consistently throughout.
- [Fig. 4] The caption and axes of Figure 4 are unclear in the provided text: the 'dotted line illustrates the pattern of doubly-exponential growth' is not defined, and the x- and y-axes are not labeled in the figure as rendered.
- [Large-Scale Random Circuit Sampling] The sentence 'the average fidelity ratios of the 4-patch circuit to the full circuit fidelity is 1.05' is grammatically awkward and should be rewritten.
- [Abstract] The abstract emphasizes the 105-qubit processor, but the RCS experiment uses an 83-qubit subset; consider clarifying this distinction in the abstract itself to avoid confusion.
- [Table S2] The supplemental table includes a 46.2 PB memory scenario that is not discussed in the main text; please add a sentence explaining its relevance or remove it.
Circularity Check
No circularity: full-circuit fidelity is a validated prediction, and the classical runtime estimate is an externally falsifiable benchmark rather than a fitted input.
full rationale
The paper's derivation chain has three load-bearing components. (1) Processor calibration: single-qubit, two-qubit, and readout errors are measured by standard XEB and SPB methods; these are inputs, not conclusions. (2) Full-circuit fidelity: the 83-qubit, 32-cycle fidelity (0.025%) is predicted by a discrete error model from the measured gate and readout errors, not fitted to the full-circuit output. The model is validated on smaller systems: the 31-qubit 2-patch and 4-patch circuits and the 83-qubit 4-patch circuit, where the experimental fidelity of 0.030% agrees with the estimated 0.033%. This validation is on the same hardware but is not a circular reduction; the full-circuit fidelity is a genuine extrapolation from per-gate errors. (3) Classical cost: the 6.4e9-year Frontier estimate follows from tensor-network contraction FLOP counts in refs. [26,27] combined with stated assumptions (20% FLOP efficiency, 8 machine FLOPs per complex FLOP, 9.2 PB memory). The runtime is not defined as equal to the quantum sampling time, and no parameter is fitted to make the claim; the cost model is externally testable and falsifiable by any independent tensor-network implementation. The self-cited nature of refs. [26,27] is a validation and provenance concern, since no independent implementation or uncertainty estimate appears in this paper, but it is not circularity: those works provide an algorithmic cost model whose assumptions do not include the target 6.4e9-year runtime. The '80 qubits' versus '83 qubits' inconsistency in Section V is a typographical error, not a circular step. Overall, no prediction in this paper reduces to its own input by construction.
Assumptions & free parameters
free parameters (1)
- Classical FLOP efficiency =
20%
assumptions (3)
- domain assumption Random circuit sampling is classically hard on average.
- domain assumption The tensor-network contraction algorithms of refs [26,27] give a reliable near-optimal cost estimate for the 83-qubit 32-cycle circuit.
- domain assumption The discrete error model, built from per-gate Pauli errors and readout errors, extrapolates accurately from 4-patch circuits to the full 83-qubit 32-cycle circuit.
Cite this review
Pith. "Pith review of Establishing a New Benchmark in Quantum Computational Advantage with 105-qubit Zuchongzhi 3.0 Processor." pith.science (2026). https://pith.science/paper/YQPFYWPC
@misc{pith2026241211924,
author = {Pith},
title = {Pith review of: Establishing a New Benchmark in Quantum Computational Advantage with 105-qubit Zuchongzhi 3.0 Processor},
year = {2026},
howpublished = {\url{https://pith.science/paper/YQPFYWPC}},
note = {Machine review of arXiv:2412.11924}
}
abstract
In the relentless pursuit of quantum computational advantage, we present a significant advancement with the development of Zuchongzhi 3.0. This superconducting quantum computer prototype, comprising 105 qubits, achieves high operational fidelities, with single-qubit gates, two-qubit gates, and readout fidelity at 99.90%, 99.62% and 99.18%, respectively. Our experiments with an 83-qubit, 32-cycle random circuit sampling on Zuchongzhi 3.0 highlight its superior performance, achieving one million samples in just a few hundred seconds. This task is estimated to be infeasible on the most powerful classical supercomputers, Frontier, which would require approximately $6.4\times 10^9$ years to replicate the task. This leap in processing power places the classical simulation cost six orders of magnitude beyond Google's SYC-67 and SYC-70 experiments [Nature 634, 328(2024)], firmly establishing a new benchmark in quantum computational advantage. Our work not only advances the frontiers of quantum computing but also lays the groundwork for a new era where quantum processors play an essential role in tackling sophisticated real-world challenges.
Figures
Forward citations
Cited by 8 Pith papers
-
Experimental validation of boson sampling using detector binning
Binned-mode photon-count distributions validate three-photon boson sampling over 50 random interferometers, and their Haar-averaged variance is proportional to the sum of squared photon overlaps.
-
PPO-Q: Proximal Policy Optimization with Parametrized Quantum Policies or Values
PPO-Q combines a small parameterized quantum circuit with pre-encoding and post-processing neural networks inside the PPO algorithm, matching classical performance on eight tasks with fewer parameters and solving Bipe...
-
Discovering autonomous quantum error correction via deep reinforcement learning
An RL agent with curriculum learning discovered the autonomous QEC code |0L>=|4>, |1L>=|7> with a distance-1 cascaded recovery operator, which the paper claims beats breakeven under single- and double-photon loss.
-
Pilot-Wave Simulator: Exact Classical Sampling from Ideal and Noisy Quantum Circuits up to Hundreds of Qubits
A tensor-network-accelerated Markov sampler exactly samples ideal and noisy shallow QAOA circuits up to 476 qubits.
-
End-to-end workflow for machine learning-based qubit readout with QICK and hls4ml
A quantized neural network deployed on QICK's FPGA performs single-transmon readout at 96% fidelity, 32 ns inference latency, and under 16% LUT overhead, matching classical thresholding methods.
-
A C-Band Cryogenic GaAs MMIC Low-Noise Amplifier for Quantum Applications
A three-stage GaAs pHEMT MMIC cryo-LNA achieves about 5 K noise temperature, over 40 dB gain, and enables 98.3% single-shot qubit readout fidelity without a Josephson parametric amplifier.
-
Developing universal logical state-purification strategy for quantum error correcting codes
A single post-selected measurement on an auxiliary qubit can purify arbitrary logical states of quantum error correcting codes to unit fidelity from thermal states, if a target-specific engineered interaction is available.
-
Quantum Machine Learning: A Hands-on Tutorial for Machine Learning Practitioners and Researchers
A structured tutorial that introduces quantum machine learning concepts, algorithms, theory, and PennyLane code to classical ML practitioners.
Reference graph
Works this paper leans on
-
[1]
Preskill, Quantum 2, 79 (2018)
J. Preskill, Quantum 2, 79 (2018)
2018
-
[3]
Q. Zhu, S. Cao, F. Chen, M.-C. Chen, X. Chen, T.-H. Chung, H. Deng, Y . Du, D. Fan, M. Gong, et al., Science Bulletin 67, 240 (2022)
work page 2022
- [5]
- [6]
-
[7]
Y .-H. Deng, Y .-C. Gu, H.-L. Liu, S.-Q. Gong, H. Su, Z.-J. Zhang, H.-Y . Tang, M.-H. Jia, J.-M. Xu, M.-C. Chen, et al. , Physical Review Letters 131, 150601 (2023)
work page 2023
-
[8]
H.-S. Zhong, Y .-H. Deng, J. Qin, H. Wang, M.-C. Chen, L.-C. Peng, Y .-H. Luo, D. Wu, S.-Q. Gong, H. Su, et al. , Physical Review Letters 127, 180502 (2021). 6
work page 2021
-
[9]
L. S. Madsen, F. Laudenbach, M. F. Askarani, F. Rortais, T. Vincent, J. F. Bulmer, F. M. Miatto, L. Neuhaus, L. G. Helt, M. J. Collins, et al., Nature 606, 75 (2022)
work page 2022
- [10]
Show all 55 references
-
[11]
Bouland, B
A. Bouland, B. Fefferman, C. Nirkhe, and U. Vazirani, Nature Physics 15, 159 (2019)
2019
- [12]
-
[13]
M. Gong, S. Wang, C. Zha, M.-C. Chen, H.-L. Huang, Y . Wu, Q. Zhu, Y . Zhao, S. Li, S. Guo,et al., Science 372, 948 (2021)
2021
-
[14]
S. Cao, B. Wu, F. Chen, M. Gong, Y . Wu, Y . Ye, C. Zha, H. Qian, C. Ying, S. Guo, et al., Nature 619, 738 (2023)
2023
-
[15]
Y . Zhao, Y . Ye, H.-L. Huang, Y . Zhang, D. Wu, H. Guan, Q. Zhu, Z. Wei, T. He, S. Cao, et al., Physical Review Letters 129, 030501 (2022)
2022
-
[16]
Y . Ye, T. He, H.-L. Huang, Z. Wei, Y . Zhang, Y . Zhao, D. Wu, Q. Zhu, H. Guan, S. Cao, et al., Physical Review Letters 131, 210603 (2023)
2023
-
[17]
Huang, Y
H.-L. Huang, Y . Zhao, and C. Guo, Intelligent Computing 3, 0079 (2024)
2024
-
[18]
I. L. Markov and Y . Shi, SIAM Journal on Computing 38, 963 (2008)
2008
-
[19]
C. Guo, Y . Liu, M. Xiong, S. Xue, X. Fu, A. Huang, X. Qiang, P. Xu, J. Liu, S. Zheng, et al. , Physical Review Letters 123, 190501 (2019)
2019
-
[20]
Villalonga, S
B. Villalonga, S. Boixo, B. Nelson, C. Henze, E. Rieffel, R. Biswas, and S. Mandr `a, npj Quantum Information 5, 1 (2019)
2019
-
[21]
Villalonga, D
B. Villalonga, D. Lyakh, S. Boixo, H. Neven, T. S. Humble, R. Biswas, E. G. Rieffel, A. Ho, and S. Mandr `a, Quantum Sci- ence and Technology 5, 034003 (2020)
2020
-
[22]
Huang, F
C. Huang, F. Zhang, M. Newman, J. Cai, X. Gao, Z. Tian, J. Wu, H. Xu, H. Yu, B. Yuan,et al., arXiv:2005.06787 (2020)
2020 arXiv
-
[23]
Pan and P
F. Pan and P. Zhang, Physical Review Letters 128, 030501 (2022)
2022
-
[24]
C. Guo, Y . Zhao, and H.-L. Huang, Physical Review Letters 126, 070502 (2021)
2021
-
[25]
F. Pan, K. Chen, and P. Zhang, Physical Review Letters 129, 090502 (2022)
2022
-
[26]
R. Fu, Z. Su, H.-S. Zhong, X. Zhao, J. Zhang, F. Pan, P. Zhang, X. Zhao, M.-C. Chen, C.-Y . Lu,et al., in 2024 SC24: Interna- tional Conference for High Performance Computing, Network- ing, Storage and Analysis SC (IEEE Computer Society, 2024) pp. 1241–1260
2024
-
[27]
Zhao, H.-S
X.-H. Zhao, H.-S. Zhong, F. Pan, Z.-H. Chen, R. Fu, Z. Su, X. Xie, C. Zhao, P. Zhang, W. Ouyang,et al., National Science Review , nwae317 (2024)
2024
-
[28]
H. Guan, F. Zhou, F. Albarr ´an-Arriagada, X. Chen, E. Solano, N. N. Hegade, and H.-L. Huang, Quantum Science and Tech- nology 10, 015006 (2024)
2024
-
[29]
Huang, Y
H.-L. Huang, Y . Du, M. Gong, Y . Zhao, Y . Wu, C. Wang, S. Li, F. Liang, J. Lin, Y . Xu, et al. , Physical Review Applied 16, 024051 (2021)
2021
-
[30]
J. Liu, K. H. Lim, K. L. Wood, W. Huang, C. Guo, and H.- L. Huang, Science China Physics, Mechanics & Astronomy64, 290311 (2021)
2021
-
[31]
Establishing a New Benchmark in Quantum Computational Advantage with 105-qubit Zuchongzhi 3.0 Processor
M. Gong, H.-L. Huang, S. Wang, C. Guo, S. Li, Y . Wu, Q. Zhu, Y . Zhao, S. Guo, H. Qian, et al. , Science Bulletin 68, 906 (2023). Supplemental Material for “Establishing a New Benchmark in Quantum Computational Advantage with 105-qubit Zuchongzhi 3.0 Processor” Dongxin Gao,1,...
2023 arXiv
-
[32]
However, the close adjacency of qubit control lines engenders crosstalk within the control signals
Single-Qubit Gate Calibration After the highly precise calibration of the diving frequency, driving amplitude, and drag alpha for the single-qubit gate, we are enabled to realize a single-qubit gate with remarkably low control errors. However, the close adjacency of qubit cont...
-
[33]
This method effectively reduces decoherence errors dur- ing readout but results in an increased sampling interval
Readout Calibration We use a 0-2 readout method to improve the readout fi- delity [7], where an X12 gate is applied to the qubit prior to measurement, preparing the qubit in either the |0⟩ or|2⟩ state. This method effectively reduces decoherence errors dur- ing readout but res...
-
[34]
Two-Qubit Gate Calibration The calibration and characterization process for the iSW AP-like gate adopted in this paper can be primarily sum- marized into the following steps:
-
[35]
# "" !" !
We determine the swap frequency using an optimization 4 !! !"# "" !" !"# "" $ !" $ !! !"# ""#! !" !"# "" $ $ ! " #$%$&! "'# #$%$&! "$# ()* ( + !"#"$% &'()*$+" " #$%$&! "'# #$%$&! "$# ()* ( + !"#"$% &'()*$+" ,-./0 ) ,-./0 1 ,#2 !! ""!"#$% # !"#$% ! ! ! "#$%&'( "#$%&') $! !"# !"...
-
[36]
Here, we fix the detuning of one qubit and scan the detuning of the other to obtain initial values forg andDTN
With a fixed total gate time of 45ns, we can scan the two-dimensional map of the coupling strengthg and the detuning frequencyDTN required for aligning the fre- quencies of the two qubits. Here, we fix the detuning of one qubit and scan the detuning of the other to obtain init...
-
[37]
The pulse distortion for the qubits is calibrated based on the initial detuning frequencyDTN [10]
-
[38]
To enhance the sensitivity of the parameters, we meticulously adjust g andDTN by employing a sequence of odd-numbered iSW AP-like gates
We refine the optimal values of the coupling strength g and the detuning parameter DTN . To enhance the sensitivity of the parameters, we meticulously adjust g andDTN by employing a sequence of odd-numbered iSW AP-like gates
-
[39]
We rescan the swap frequency, targeting the SPB value, to avoid fre- quency conflicts and TLS effects
Due to periodic variations of two level system (TLS) and frequency collisions, the swap frequency optimized by the optimizer requires fine-tuning. We rescan the swap frequency, targeting the SPB value, to avoid fre- quency conflicts and TLS effects
-
[40]
During the implemen- tation of the iSW AP-like gate, the relevant two qubits are detuned, which can lead to their unintended recou- pling with other neighboring qubits
We perform a scan to determine the dynamic coupling- off point of neighboring qubits. During the implemen- tation of the iSW AP-like gate, the relevant two qubits are detuned, which can lead to their unintended recou- pling with other neighboring qubits. The recoupling can cau...
-
[41]
At this step, we scan the rising edge time of the wave- forms of two qubits and the coupler
We optimize the rising edge time of qubits and couplers. At this step, we scan the rising edge time of the wave- forms of two qubits and the coupler. Similarly, we take the value of SPB as the benchmark to determine the op- timal rising edge time
-
[42]
The calibration results for the selected 83 qubits are pre- sented in the Fig
We employ XEB method to benchmark the parallel iSW AP-like gates performance. The calibration results for the selected 83 qubits are pre- sented in the Fig. S4, and the detailed statistical data are pre- sented in S1. C. Fine Calibration for Random Circuit Sampling Experiment ...
-
[43]
The effect of Z pulse crosstalk can be mitigated by aligning cal- ibration conditions as closely as possible with experimental conditions
4-patch calibration The modular high-density cable configuration introduces significant Z pulse crosstalk between two Z control lines, re- sulting in substantial pulse distortion due to crosstalk. The effect of Z pulse crosstalk can be mitigated by aligning cal- ibration condi...
-
[44]
For instance, the order adopted in our paper is ABCDCDAB
Idle Gate Benchmarking and Calibration In the random circuit sampling experiment, we divided all the iSW AP-like gates into 4 groups of patterns and executed them alternately in a specific order. For instance, the order adopted in our paper is ABCDCDAB. As not all 83 qubits ar...
-
[45]
However, during the ran- dom circuit sampling experiments, the experimental fidelity of each cycle is slightly lower than the fidelity predicted based on the number of gates
Calibration of Coupler Distortion In our two-qubit gate calibration experiments, we achieve a notably high gate fidelity, even in the absence of corrections for pulse distortion of the couplers. However, during the ran- dom circuit sampling experiments, the experimental fideli...
-
[46]
#$ """!%&'(
Calibration of State Preparation Errors Following the calibration of the idle gates and correction of coupler distortions, a consistent deviation between experi- mental and predicted fidelities remains, independent of circuit cycle. We attribute this discrepancy to state prepa...
-
[47]
J. Koch, T. M. Yu, J. Gambetta, A. A. Houck, D. I. Schuster, J. Majer, A. Blais, M. H. Devoret, S. M. Girvin, and R. J. Schoelkopf, Physical Review A—Atomic, Molecular, and Op- tical Physics 76, 042319 (2007)
2007
-
[48]
Y . Ye, S. Cao, Y . Wu, X. Chen, Q. Zhu, S. Li, F. Chen, M. Gong, C. Zha, H.-L. Huang, et al., Chinese Physics Letters38, 100301 (2021)
2021
-
[49]
Wu, W.-S
Y . Wu, W.-S. Bao, S. Cao, F. Chen, M.-C. Chen, X. Chen, T.-H. Chung, H. Deng, Y . Du, D. Fan,et al., Physical Review Letters 127, 180501 (2021)
2021
-
[50]
Yurke, M
B. Yurke, M. Roukes, R. Movshovich, and A. Pargellis, Ap- plied physics letters 69, 3078 (1996)
1996
-
[51]
Ranadive, M
A. Ranadive, M. Esposito, L. Planat, E. Bonet, C. Naud, O. Buisson, W. Guichard, and N. Roch, Nature communica- tions 13, 1737 (2022)
2022
-
[52]
Arute, K
F. Arute, K. Arya, R. Babbush, D. Bacon, J. C. Bardin, R. Barends, R. Biswas, S. Boixo, F. G. Brandao, D. A. Buell, et al., Nature 574, 505 (2019)
2019
-
[53]
S. S. Elder, C. S. Wang, P. Reinhold, C. T. Hann, K. S. Chou, B. J. Lester, S. Rosenblum, L. Frunzio, L. Jiang, and R. J. Schoelkopf, Physical Review X 10, 011001 (2020)
2020
-
[54]
Campagne-Ibarcq, E
P. Campagne-Ibarcq, E. Flurin, N. Roch, D. Darson, P. Morfin, M. Mirrahimi, M. H. Devoret, F. Mallet, and B. Huard, Physi- cal Review X 3, 021008 (2013)
2013
-
[55]
Salath´e, P
Y . Salath´e, P. Kurpiers, T. Karg, C. Lang, C. K. Andersen, A. Akin, S. Krinner, C. Eichler, and A. Wallraff, Physical Re- view Applied 9, 034011 (2018)
2018
-
[56]
Yan, Y .-R
Z. Yan, Y .-R. Zhang, M. Gong, Y . Wu, Y . Zheng, S. Li, C. Wang, F. Liang, J. Lin, Y . Xu,et al., Science 364, 753 (2019)
2019
-
[57]
Q. Zhu, S. Cao, F. Chen, M.-C. Chen, X. Chen, T.-H. Chung, H. Deng, Y . Du, D. Fan, M. Gong, et al., Science Bulletin 67, 240 (2022). 9 4 SDWFK 4 IXOO FIG. S7. Experiment and estimate fidelity of random circuit sampling experiment for 31 qubits. The green and blue dots respect...
2022
Reviewed August 11, 2026 · model on record in the stance chip above.
Discussion (0). Continue with ORCID to comment.