Pith Number

pith:V7JKU4KX

pith:2026:V7JKU4KXQ2D4EF7NXOIWMN3HXL

not attested not anchored not stored refs resolved

Pulse Shaping to Mitigate the Impact of Device Imperfections in Field-Free Switching Using Combined Spin-Orbit and Spin-Transfer Torques

Chlo\'e Bouard, Gilles Gaudin, J\'er\'emie Vigier, Kuldeep Ray, Marc Drouard, Nicolas Lefoulon, Sylvain Martin

Shaping the STT pulse reduces write error rates and improves robustness in field-free SOT-STT switching of top-pinned devices.

arxiv:2604.22574 v1 · 2026-04-24 · cond-mat.mes-hall · physics.app-ph

Open paper page JSON Open Graph Bundle Merged state Verified badge What is a Pith Number?

Add to your LaTeX paper

\usepackage{pith}
\pithnumber{V7JKU4KXQ2D4EF7NXOIWMN3HXL}

Prints a linked badge after your title and injects PDF metadata. Compiles on arXiv. Learn more · Embed verified badge

Record completeness

1 Bitcoin timestamp

2 Internet Archive

3 Author claim open · sign in to claim

4 Citations open

5 Replications open

✓ Portable graph bundle live · download bundle · merged state

The bundle contains the canonical record plus signed events. A mirror can host it anywhere and recompute the same current state with the deterministic merge algorithm.

Claims

C1strongest claim

STT pulse shaping reduces WER and improves switching robustness in the presence of device imperfections.

C2weakest assumption

The macrospin model using two coupled Landau-Lifshitz-Gilbert equations qualitatively reproduces the observed asymmetry and reveals an intermediate loss-of-determinism regime that guides effective mitigation.

C3one line summary

Shaping the STT pulse reduces write error rates and improves robustness in field-free SOT+STT switching of imperfect top-pinned SOT-MRAM devices.

References

4 extracted · 4 resolved · 0 Pith anchors

[1] Ultra-Fast and High-Reliability SOT-MRAM: From Cache Replacement to Normally-Off Computing 2016 · doi:10.1109/tmscs.2015.2509963

[2] Basic principles of STT-MRAM cell operation in memory arrays 2013 · doi:10.1088/0022-3727/46/7/074001

[3] Complementary Field-Effect Transistor (CFET) Demonstration at 48nm Gate Pitch for Future Logic Technology Scaling 2023 · doi:10.1109/iedm45741.2023.10413856

[4] Seed Layer Impact on Structural and Magnetic Properties of [Co/Ni] Multilayers with Perpendicular Magnetic Anisotropy 2017 · doi:10.1063/1.4974885

Receipt and verification

First computed	2026-05-27T01:04:58.336135Z
Builder	pith-number-builder-2026-05-17-v1
Signature	Pith Ed25519 (`pith-v1-2026-05`) · public key
Schema	pith-number/v1.0

Canonical hash

afd2aa71578687c217edbb91663767bac1e54676ea5bd093eec9e0df14e92d70

Aliases

arxiv: 2604.22574 · arxiv_version: 2604.22574v1 · doi: 10.48550/arxiv.2604.22574 · pith_short_12: V7JKU4KXQ2D4 · pith_short_16: V7JKU4KXQ2D4EF7N · pith_short_8: V7JKU4KX

Agent API

Resolver JSON Graph JSON Events JSON Schema Signing key

Verify this Pith Number yourself

curl -sH 'Accept: application/ld+json' https://pith.science/pith/V7JKU4KXQ2D4EF7NXOIWMN3HXL \
  | jq -c '.canonical_record' \
  | python3 -c "import sys,json,hashlib; b=json.dumps(json.loads(sys.stdin.read()), sort_keys=True, separators=(',',':'), ensure_ascii=False).encode(); print(hashlib.sha256(b).hexdigest())"
# expect: afd2aa71578687c217edbb91663767bac1e54676ea5bd093eec9e0df14e92d70

Canonical record JSON

{
  "metadata": {
    "abstract_canon_sha256": "fa9879e0a1192f650080ad2ab5960504a956e2848366429f793e40332a3ba9de",
    "cross_cats_sorted": [
      "physics.app-ph"
    ],
    "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/",
    "primary_cat": "cond-mat.mes-hall",
    "submitted_at": "2026-04-24T14:06:27Z",
    "title_canon_sha256": "ee6e22fa1ac0fc9d5cae83b5c986079a492b707a7821a434d337be1e8a9d2278"
  },
  "schema_version": "1.0",
  "source": {
    "id": "2604.22574",
    "kind": "arxiv",
    "version": 1
  }
}