pith. sign in

Onur Mutlu

Identifiers

  • name variant Onur Mutlu 0.60 · backfill

Papers (70)

  1. Taking Cryptography Out of the Data Path via Near-Memory Processing in DRAM cs.CR · 2026 · author #5
  2. HE-PIM: Demystifying Homomorphic Operations on a Real-world Processing-in-Memory System cs.CR · 2026 · author #12
  3. DPC: A Distributed Page Cache over CXL cs.DC · 2026 · author #5
  4. DCC: Data-Centric Compilation of Machine Learning Kernels for Processing-In-Memory Architectures cs.AR · 2025 · author #5
  5. Cleaning up the Mess: Re-Evaluating the Real-System Modeling Accuracy of Ramulator 2.0 cs.AR · 2025 · author #7
  6. Processing-in-memory for genomics workloads q-bio.GN · 2025 · author #11
  7. AirLift: A Fast and Comprehensive Technique for Remapping Alignments between Reference Genomes q-bio.GN · 2019 · author #8
  8. Enabling Practical Processing in and near Memory for Data-Intensive Computing cs.DC · 2019 · author #1
  9. RowHammer: A Retrospective cs.CR · 2019 · author #1
  10. RowHammer and Beyond cs.CR · 2019 · author #1
  11. An Analytical Model for Performance and Lifetime Estimation of Hybrid DRAM-NVM Main Memories cs.AR · 2019 · author #2
  12. Processing Data Where It Makes Sense: Enabling In-Memory Computation cs.AR · 2019 · author #1
  13. Accelerating Generalized Linear Models with MLWeaving: A One-Size-Fits-All System for Any-precision Learning (Technical Report) cs.DS · 2019 · author #5
  14. Evaluating Row Buffer Locality in Future Non-Volatile Main Memories cs.AR · 2018 · author #3
  15. Enabling Efficient RDMA-based Synchronous Mirroring of Persistent Memory Transactions cs.DC · 2018 · author #13
  16. D-RaNGe: Using Commodity DRAM Devices to Generate True Random Numbers with Low Latency and High Throughput cs.AR · 2018 · author #5
  17. Improving 3D NAND Flash Memory Lifetime by Tolerating Early Retention Loss and Process Variation cs.AR · 2018 · author #5
  18. What Your DRAM Power Models Are Not Telling You: Lessons from a Detailed Experimental Study cs.AR · 2018 · author #12
  19. Techniques for Efficiently Handling Power Surges in Fuel Cell Powered Data Centers: Modeling, Analysis, Results cs.DC · 2018 · author #10
  20. Recent Advances in DRAM and Flash Memory Architectures cs.AR · 2018 · author #1
  21. Recent Advances in Overcoming Bottlenecks in Memory Systems and Managing Memory Resources in GPU Systems cs.AR · 2018 · author #1
  22. Predictable Performance and Fairness Through Accurate Slowdown Estimation in Shared Main Memory Systems cs.AR · 2018 · author #5
  23. Characterizing, Exploiting, and Mitigating Vulnerabilities in MLC NAND Flash Memory Programming cs.AR · 2018 · author #5
  24. Read Disturb Errors in MLC NAND Flash Memory cs.AR · 2018 · author #6
  25. Exploiting Row-Level Temporal Locality in DRAM to Reduce the Memory Access Latency cs.AR · 2018 · author #7
  26. SoftMC: Practical DRAM Characterization Using an FPGA-Based Infrastructure cs.AR · 2018 · author #9
  27. LISA: Increasing Internal Connectivity in DRAM for Fast Data Movement and Low Latency cs.AR · 2018 · author #6
  28. Voltron: Understanding and Exploiting the Voltage-Latency-Reliability Trade-Offs in Modern DRAM Chips to Improve Energy Efficiency cs.AR · 2018 · author #10
  29. Flexible-Latency DRAM: Understanding and Exploiting Latency Variation in Modern DRAM Chips cs.AR · 2018 · author #10
  30. Experimental Characterization, Optimization, and Recovery of Data Retention Errors in MLC NAND Flash Memory cs.AR · 2018 · author #6
  31. RowClone: Accelerating Data Movement and Initialization Using DRAM cs.AR · 2018 · author #8
  32. Exploiting the DRAM Microarchitecture to Increase Memory-Level Parallelism cs.AR · 2018 · author #5
  33. Tiered-Latency DRAM: Enabling Low-Latency Main Memory at Low Cost cs.AR · 2018 · author #6
  34. Adaptive-Latency DRAM: Reducing DRAM Latency by Exploiting Timing Margins cs.AR · 2018 · author #7
  35. Decoupling GPU Programming Models from Resource Management for Enhanced Programming Ease, Portability, and Performance cs.DC · 2018 · author #9
  36. ECI-Cache: A High-Endurance and Cost-Efficient I/O Caching Scheme for Virtualized Platforms cs.AR · 2018 · author #2
  37. Mosaic: An Application-Transparent Hardware-Software Cooperative Memory Manager for GPUs cs.OS · 2018 · author #7
  38. High-Performance and Energy-Effcient Memory Scheduler Design for Heterogeneous Systems cs.AR · 2018 · author #5
  39. A Memory Controller with Row Buffer Locality Awareness for Hybrid Memory Systems cs.AR · 2018 · author #5
  40. Holistic Management of the GPGPU Memory Hierarchy to Manage Warp-level Latency Tolerance cs.AR · 2018 · author #7
  41. Zorua: Enhancing Programming Ease, Portability, and Performance in GPUs by Decoupling Programming Models from Resource Management cs.DC · 2018 · author #8
  42. Enabling the Adoption of Processing-in-Memory: Challenges, Mechanisms, Future Research Directions cs.AR · 2018 · author #5
  43. Focus: Querying Large Video Datasets with Low Latency and Low Cost cs.DB · 2018 · author #7
  44. Improving DRAM Performance by Parallelizing Refreshes with Accesses cs.AR · 2017 · author #7
  45. Errors in Flash-Memory-Based Solid-State Drives: Analysis, Mitigation, and Recovery cs.AR · 2017 · author #5
  46. Improving Multi-Application Concurrency Support Within the GPU Memory System cs.AR · 2017 · author #8
  47. GRIM-filter: fast seed filtering in read mapping using emerging memory technologies q-bio.GN · 2017 · author #10
  48. MAGNET: Understanding and Improving the Accuracy of Genome Pre-Alignment Filtering q-bio.GN · 2017 · author #2
  49. Using ECC DRAM to Adaptively Increase Memory Capacity cs.AR · 2017 · author #8
  50. Error Characterization, Mitigation, and Recovery in Flash Memory Based Solid-State Drives cs.AR · 2017 · author #5
  51. LazyPIM: Efficient Support for Cache Coherence in Processing-in-Memory Architectures cs.AR · 2017 · author #10
  52. Understanding Reduced-Voltage Operation in Modern DRAM Chips: Characterization, Analysis, and Mechanisms cs.AR · 2017 · author #10
  53. Improving the Performance and Endurance of Persistent Memory with Loose-Ordering Consistency cs.AR · 2017 · author #4
  54. Banshee: Bandwidth-Efficient DRAM Caching Via Software/Hardware Cooperation cs.AR · 2017 · author #4
  55. The RowHammer Problem and Other Issues We May Face as Memory Becomes Denser cs.DC · 2017 · author #1
  56. Buddy-RAM: Improving the Performance and Efficiency of Bulk Bitwise Operations Using DRAM cs.AR · 2016 · author #8
  57. Understanding and Exploiting Design-Induced Latency Variation in Modern DRAM Chips cs.AR · 2016 · author #8
  58. The Processing Using Memory Paradigm:In-DRAM Bulk Copy, Initialization, Bitwise AND and OR cs.AR · 2016 · author #2
  59. Adaptive-Latency DRAM (AL-DRAM) cs.AR · 2016 · author #7
  60. Achieving both High Energy Efficiency and High Performance in On-Chip Communication using Hierarchical Rings with Deflection Routing cs.DC · 2016 · author #8
  61. RowHammer: Reliability Analysis and Security Implications cs.DC · 2016 · author #9
  62. A Framework for Accelerating Bottlenecks in GPU Execution with Assist Warps cs.AR · 2016 · author #10
  63. Heterogeneous-Reliability Memory: Exploiting Application-Level Memory Error Tolerance cs.DC · 2016 · author #10
  64. Enabling Efficient Dynamic Resizing of Large DRAM Caches via A Hardware Consistent Hashing Mechanism cs.AR · 2016 · author #9
  65. Tiered-Latency DRAM (TL-DRAM) cs.AR · 2016 · author #6
  66. Reducing Performance Impact of DRAM Refresh by Parallelizing Refreshes with Accesses cs.AR · 2016 · author #7
  67. Optimal Seed Solver: Optimizing Seed Selection in Read Mapping cs.CE · 2015 · author #8
  68. Simultaneous Multi Layer Access: A High Bandwidth and Low Cost 3D-Stacked Memory Interface cs.AR · 2015 · author #5
  69. SQUASH: Simple QoS-Aware High-Performance Memory Scheduler for Heterogeneous Systems with Hardware Accelerators cs.AR · 2015 · author #4
  70. The Blacklisting Memory Scheduler: Balancing Performance, Fairness and Complexity cs.DC · 2015 · author #5

Mentions

  • 2511.15503 #5 · arxiv_oai · confidence 0.70 Onur Mutlu
  • 2605.20047 #5 · arxiv_oai · confidence 0.70 Onur Mutlu

Frequent Coauthors