Pith. sign in

REVIEW 5 cited by

LaMAGIC: Language-Model-based Topology Generation for Analog Integrated Circuits

Not yet reviewed by Pith; the record is open.

This paper has not been read by Pith yet. Machine review is queued; the pith claim, tier, and objections will appear here once it completes.

SPECIMEN: schema-true, not a live event

T0 review · schema-true

One-sentence machine reading of the paper's core claim.

pith:XXXXXXXX · record.json · timestamp

arxiv 2407.18269 v2 pith:52UJKPRO submitted 2024-07-19 cs.AR cs.AIcs.LG

LaMAGIC: Language-Model-based Topology Generation for Analog Integrated Circuits

classification cs.AR cs.AIcs.LG
keywords circuitanaloglamagiccircuitsdesigngenerationtopologyautomated
verification ladder T0 review T1 audit T2 compute T3 formal T4 reserved
0 comments
Share X Bluesky LinkedIn Reddit HN
read the original abstract

In the realm of electronic and electrical engineering, automation of analog circuit is increasingly vital given the complexity and customized requirements of modern applications. However, existing methods only develop search-based algorithms that require many simulation iterations to design a custom circuit topology, which is usually a time-consuming process. To this end, we introduce LaMAGIC, a pioneering language model-based topology generation model that leverages supervised finetuning for automated analog circuit design. LaMAGIC can efficiently generate an optimized circuit design from the custom specification in a single pass. Our approach involves a meticulous development and analysis of various input and output formulations for circuit. These formulations can ensure canonical representations of circuits and align with the autoregressive nature of LMs to effectively addressing the challenges of representing analog circuits as graphs. The experimental results show that LaMAGIC achieves a success rate of up to 96\% under a strict tolerance of 0.01. We also examine the scalability and adaptability of LaMAGIC, specifically testing its performance on more complex circuits. Our findings reveal the enhanced effectiveness of our adjacency matrix-based circuit formulation with floating-point input, suggesting its suitability for handling intricate circuit designs. This research not only demonstrates the potential of language models in graph generation, but also builds a foundational framework for future explorations in automated analog circuit design.

discussion (0)

Sign in with ORCID, Apple, or X to comment. Anyone can read and Pith papers without signing in.

Forward citations

Cited by 5 Pith papers

Reviewed papers in the Pith corpus that reference this work. Sorted by Pith novelty score.

  1. AnalogMaster: Large Language Model-based Automated Analog IC Design Framework from Image to Layout

    cs.AR 2026-04 unverdicted novelty 6.0

    AnalogMaster applies large language models to end-to-end analog IC design automation, converting images to netlists and optimizing parameters to achieve 92.9% Pass@1 and 99.9% Pass@5 success on 15 test circuits using GPT-5.

  2. ARCS: Autoregressive Circuit Synthesis with Topology-Aware Graph Attention and Spec Conditioning

    cs.LG 2026-03 unverdicted novelty 6.0

    ARCS generates valid SPICE-simulatable analog circuits in milliseconds via graph VAE, flow-matching, and GRPO reinforcement learning, reaching 99.9% validity with 8 evaluations across 32 topologies.

  3. SynCircuit: Automated Generation of New Synthetic RTL Circuits Can Enable Big Data in Circuits

    cs.LG 2025-08 conditional novelty 6.0

    SynCircuit generates new, structurally valid RTL circuits with a directed-cyclic-graph diffusion model plus post-processing and MCTS, and shows they improve ML-based PPA prediction when added to training data.

  4. Towards Reliable AI-Assisted Analog Design: Template-Constrained LLM Agents for SAR ADC Generation

    cs.SE 2026-07 conditional novelty 5.0

    ATLAS combines template-constrained LLM agents with Bayesian optimization to produce SAR ADC netlists that meet user specs in simulation.

  5. Surveying GenAI-based Automation in Printed Circuit Board Design and Test

    cs.AR 2026-06 unverdicted novelty 3.0

    Survey of GenAI in PCB design lifecycle presenting taxonomy, technical challenges, and research directions.