pith. sign in

arxiv: 2605.21912 · v1 · pith:UVI7MELTnew · submitted 2026-05-21 · 💻 cs.AR

Emerging memory technologies at room/cryogenic temperature

Siddhartha Raman Sundara Raman This is my paper

Pith reviewed 2026-05-22 03:04 UTC · model grok-4.3

classification 💻 cs.AR
keywords memory technologiescryogenic computingRRAMMRAMFeFETSRAMDRAMJosephson Junction
0
0 comments X

The pith

Emerging memory technologies address scaling limits by offering distinct tradeoffs in performance, energy, and density for room-temperature and cryogenic systems.

A machine-rendered reading of the paper's core claim, the machinery that carries it, and where it could break.

As conventional transistor scaling hits physical and power walls, computing systems encounter growing bottlenecks in memory latency, energy use, and data movement. The paper surveys volatile and non-volatile options including SRAM, DRAM, eDRAM, Flash, RRAM, MRAM, and FeFET at room temperature, along with UTBB-SOI and JJFET approaches at cryogenic temperatures. It examines each technology's operational principles, read and write mechanisms, retention characteristics, and the resulting tradeoffs in area, speed, scalability, and efficiency. A sympathetic reader would care because these choices directly influence whether future systems can support demanding workloads such as machine learning and scientific computing. The overview also points to challenges and opportunities in designing architectures that mix room-temperature and ultra-low-temperature components.

Core claim

The paper states that performance bottlenecks from memory latency, energy consumption, scalability, and data movement have driven research into both room-temperature and cryogenic memory technologies, and it supplies an overview of their operational principles, read/write mechanisms, retention behavior, and tradeoffs among area, performance, scalability, and energy efficiency to guide future computing architectures.

What carries the argument

Side-by-side evaluation of read/write mechanisms and retention behavior across SRAM, DRAM, RRAM, MRAM, FeFET, UTBB-SOI, and JJFET to quantify tradeoffs in area, performance, scalability, and energy efficiency.

If this is right

  • Hybrid memory systems can combine volatile and non-volatile options to reduce data movement overheads in machine learning and graph analytics workloads.
  • Cryogenic memories such as JJFET enable ultra-low-temperature platforms required for superconducting and quantum computing.
  • Designers can select among the technologies based on specific demands for bandwidth, density, or power in next-generation processors.
  • Continued scaling constraints will favor architectures that integrate multiple memory types rather than relying on a single conventional approach.

Where Pith is reading between the lines

These are editorial extensions of the paper, not claims the author makes directly.

  • System-level simulators could use the tabulated tradeoffs to explore new memory hierarchies that mix room-temperature and cryogenic tiers.
  • As fabrication matures, the energy and area advantages reported for RRAM or MRAM may shift the economic case for replacing portions of DRAM or SRAM caches.
  • Cryogenic memory development may indirectly benefit room-temperature designs by revealing materials or circuit techniques that improve efficiency at higher temperatures.

Load-bearing premise

The listed technologies represent the main relevant emerging options and the described tradeoffs accurately reflect the current state of research.

What would settle it

A side-by-side experimental comparison at room or cryogenic temperature that shows one or more of the reviewed technologies deviates substantially from the stated tradeoffs in latency, retention, or energy would undermine the overview.

Figures

Figures reproduced from arXiv: 2605.21912 by Siddhartha Raman Sundara Raman.

Figure 1
Figure 1. Figure 1: a) 6T SRAM, with a shared read/write port, b) 8T SRAM with decoupled read and write ports [PITH_FULL_IMAGE:figures/full_fig_p002_1.png] view at source ↗
Figure 2
Figure 2. Figure 2: a) DRAM variants without/b),c) with decoupled read and write ports with SN/Vc showing the storage [PITH_FULL_IMAGE:figures/full_fig_p004_2.png] view at source ↗
Figure 3
Figure 3. Figure 3: a) NAND and b) NOR flash, c) RRAM bitcell (1T1R) d) RRAM I-V characteristics [ [PITH_FULL_IMAGE:figures/full_fig_p006_3.png] view at source ↗
Figure 4
Figure 4. Figure 4: (i)STT-MRAM and (ii)FeFET bitcell The advantage of the bitcell as compared to RRAM is that the endurance of the bitcell is extremely high (in the order of ∼ 1015 cycles) with the write voltage slightly lower and lower write latency as compared to RRAM [46]. However, the disadvantage of this device lies in the complexity of integrating the different parts of the device together and the ratio of OFF to ON re… view at source ↗
read the original abstract

As conventional technology scaling approaches physical and power limitations, modern computing systems increasingly face performance bottlenecks arising from memory latency, energy consumption, scalability constraints, and data movement overheads. Simultaneously, emerging workloads such as machine learning, graph analytics, and scientific computing demand memory technologies with higher bandwidth, lower latency, improved energy efficiency, and greater storage density. These challenges have motivated extensive research into both room-temperature memories and cryogenic memory systems targeted toward superconducting and quantum computing platforms. This chapter presents an overview of volatile and non-volatile memory technologies operating across room-temperature and cryogenic environments. The discussion includes SRAM, DRAM, embedded DRAM (eDRAM), NAND/NOR Flash, Resistive Random Access Memory (RRAM), Magneto-resistive Random Access Memory (MRAM), and Ferroelectric Field-Effect Transistor (FeFET)-based memories. In addition, cryogenic technologies including UTBB-SOI-based pseudo-static storage circuits and Josephson Junction Field-Effect Transistor (JJFET)-based devices are discussed in the context of ultra-low-temperature computing systems. The chapter highlights the operational principles, read/write mechanisms, retention behavior, and tradeoffs among area, performance, scalability, and energy efficiency across these memory technologies, while examining challenges and opportunities for future room-temperature and cryogenic computing architectures.

Editorial analysis

A structured set of objections, weighed in public.

Desk editor's note, referee report, simulated authors' rebuttal, and a circularity audit. Tearing a paper down is the easy half of reading it; the pith above is the substance, this is the friction.

Referee Report

0 major / 3 minor

Summary. This manuscript is a survey chapter that presents an overview of volatile and non-volatile memory technologies operating at room and cryogenic temperatures. It covers SRAM, DRAM, eDRAM, NAND/NOR Flash, RRAM, MRAM, FeFET-based memories, and cryogenic-specific options including UTBB-SOI pseudo-static storage circuits and JJFET devices. The discussion focuses on operational principles, read/write mechanisms, retention behavior, and tradeoffs among area, performance, scalability, and energy efficiency, motivated by conventional scaling limits and demands from workloads such as machine learning, graph analytics, and scientific computing.

Significance. If the summaries accurately reflect the literature, this chapter could serve as a useful consolidated reference for researchers designing memory subsystems for conventional high-performance computing and emerging cryogenic platforms aimed at superconducting and quantum systems. It explicitly connects technology tradeoffs to system-level challenges like data movement overheads and power constraints. As a purely descriptive review without new data, derivations, or quantitative meta-analysis, its primary value is in synthesis and organization rather than novel insight.

minor comments (3)
  1. Abstract: the scope statement lists specific technologies but does not indicate the chapter's internal organization (e.g., separate sections for room-temperature vs. cryogenic or a comparative synthesis section), which would help readers navigate the overview.
  2. Throughout: consider adding a concise comparison table (or expanding any existing one) that tabulates key metrics such as retention time, access energy, and scalability limits at both temperature regimes; this would make the tradeoff discussion more immediately usable without altering the descriptive nature of the work.
  3. Cryogenic technologies section: the treatment of JJFET and UTBB-SOI would benefit from explicit mention of integration challenges with existing superconducting logic families, even if only at a high level, to better address the 'opportunities for future architectures' promised in the abstract.

Simulated Author's Rebuttal

0 responses · 0 unresolved

We thank the referee for the constructive review and the recommendation of minor revision. We appreciate the assessment that the chapter could serve as a useful consolidated reference for memory subsystem design in both conventional and cryogenic platforms, provided the literature summaries are accurate. We will perform a careful pass to verify and update citations and descriptions as needed.

Circularity Check

0 steps flagged

No significant circularity in descriptive survey

full rationale

This paper is a survey chapter providing an overview of memory technologies (SRAM, DRAM, eDRAM, Flash, RRAM, MRAM, FeFET, UTBB-SOI, JJFET) across room and cryogenic temperatures. It describes operational principles, read/write mechanisms, retention, and tradeoffs in area/performance/scalability/energy without any equations, derivations, quantitative predictions, or fitted parameters. The central claim is simply to present such an overview, which rests on external literature summaries rather than internal reductions or self-referential definitions. No load-bearing steps exist that could reduce claims to inputs by construction.

Axiom & Free-Parameter Ledger

0 free parameters · 0 axioms · 0 invented entities

This is a review paper summarizing existing memory technologies with no new free parameters, axioms, or invented entities introduced by the authors.

pith-pipeline@v0.9.0 · 5749 in / 1008 out tokens · 43333 ms · 2026-05-22T03:04:56.119765+00:00 · methodology

discussion (0)

Sign in with ORCID, Apple, or X to comment. Anyone can read and Pith papers without signing in.

Lean theorems connected to this paper

Citations machine-checked in the Pith Canon. Every link opens the source theorem in the public Lean library.

What do these tags mean?
matches
The paper's claim is directly supported by a theorem in the formal canon.
supports
The theorem supports part of the paper's argument, but the paper may add assumptions or extra steps.
extends
The paper goes beyond the formal theorem; the theorem is a base layer rather than the whole result.
uses
The paper appears to rely on the theorem as machinery.
contradicts
The paper's claim conflicts with a theorem or certificate in the canon.
unclear
Pith found a possible connection, but the passage is too broad, indirect, or ambiguous to say the theorem truly supports the claim.

Reference graph

Works this paper leans on

48 extracted references · 48 canonical work pages · 5 internal anchors

  1. [1]

    High Noise Margin, Digital Logic Design Using Josephson Junction Field-Effect Transistors for Cryogenic Computing,

    S. R. S. Raman, F. Wen, R. Pillarisetty, V. De and J. P. Kulkarni, "High Noise Margin, Digital Logic Design Using Josephson Junction Field-Effect Transistors for Cryogenic Computing, " in IEEE Transactions on Applied Superconductivity, vol. 31, no. 5, pp. 1-5, Aug. 2021, Art no. 1800105, doi: 10.1109/TASC.2021.3054347

    work page doi:10.1109/tasc.2021.3054347 2021

  2. [2]

    Ising-CIM: A Reconfigurable and Scalable Compute Within Memory Analog Ising Accelerator for Solving Combinatorial Optimization Problems,

    S. Xie, S. R. S. Raman, C. Ni, M. Wang, M. Yang and J. P. Kulkarni, "Ising-CIM: A Reconfigurable and Scalable Compute Within Memory Analog Ising Accelerator for Solving Combinatorial Optimization Problems, " in IEEE Journal of Solid-State Circuits, vol. 57, no. 11, pp. 3453-3465, Nov. 2022, doi: 10.1109/JSSC.2022.3176610

    work page doi:10.1109/jssc.2022.3176610 2022

  3. [3]

    Kulkarni, Siddhartha Raman Sundara Raman, Shanshan Xie, and Chieh-Pu Lo

    Jaydeep P. Kulkarni, Siddhartha Raman Sundara Raman, Shanshan Xie, and Chieh-Pu Lo. 2025. Unconventional Computing Using Ising Accelerators. Computer 58, 6 (2025), 83–86. https://doi.org/10.1109/MC.2025.3544798

    work page doi:10.1109/mc.2025.3544798 2025

  4. [4]

    Pedram, A., Richardson, S., Horowitz, M., Galal, S., & Kvatinsky, S. (2016). Dark memory and accelerator-rich system optimization in the dark silicon era. IEEE Design & Test, 34(2), 39-50

    work page 2016

  5. [5]

    Phase Transition Material-Assisted Low-Power SRAM Design,

    S. S. T. Nibhanupudi, S. R. S. Raman and J. P. Kulkarni, "Phase Transition Material-Assisted Low-Power SRAM Design, " in IEEE Transactions on Electron Devices, vol. 68, no. 5, pp. 2281-2288, May 2021, doi: 10.1109/TED.2021.3067849

    work page doi:10.1109/ted.2021.3067849 2021

  6. [6]

    Enabling In-Memory Computations in Non-Volatile SRAM Designs,

    S. R. Sundara Raman, S. S. T. Nibhanupudi and J. P. Kulkarni, "Enabling In-Memory Computations in Non-Volatile SRAM Designs, " in IEEE Journal on Emerging and Selected Topics in Circuits and Systems, vol. 12, no. 2, pp. 557-568, June 2022, doi: 10.1109/JETCAS.2022.3174148

    work page doi:10.1109/jetcas.2022.3174148 2022

  7. [7]

    Ultra-Low-Voltage UTBB-SOI- Based, Pseudo-Static Storage Circuits for Cryogenic CMOS Applications,

    S. S. T. Nibhanupudi, S. R. Sundara Raman, M. Cassé, L. Hutin and J. P. Kulkarni, "Ultra-Low-Voltage UTBB-SOI- Based, Pseudo-Static Storage Circuits for Cryogenic CMOS Applications, " in IEEE Journal on Exploratory Solid-State Computational Devices and Circuits, vol. 7, no. 2, pp. 201-208, Dec. 2021, doi: 10.1109/JXCDC.2021.3130839

    work page doi:10.1109/jxcdc.2021.3130839 2021

  8. [8]

    Compute-in-eDRAM with Backend Integrated Indium Gallium Zinc Oxide Transistors,

    S. R. S. Raman, S. Xie and J. P.Kulkarni, "Compute-in-eDRAM with Backend Integrated Indium Gallium Zinc Oxide Transistors, " 2021 IEEE International Symposium on Circuits and Systems (ISCAS), Daegu, Korea, 2021, pp. 1-5, doi: 10.1109/ISCAS51556.2021.9401798

    work page doi:10.1109/iscas51556.2021.9401798 2021

  9. [9]

    IGZO CIM: Enabling In-Memory Computations Using Multilevel Capacitorless Indium–Gallium–Zinc–Oxide-Based Embedded DRAM Technology,

    S. R. Sundara Raman, S. Xie and J. P. Kulkarni, "IGZO CIM: Enabling In-Memory Computations Using Multilevel Capacitorless Indium–Gallium–Zinc–Oxide-Based Embedded DRAM Technology, " in IEEE Journal on Exploratory Solid-State Computational Devices and Circuits, vol. 8, no. 1, pp. 35-43, June 2022, doi: 10.1109/JXCDC.2022.3188366

    work page doi:10.1109/jxcdc.2022.3188366 2022

  10. [11]

    Introduction to flash memory

    Bez, Roberto, et al. "Introduction to flash memory. " Proceedings of the IEEE 91.4 (2003): 489-502

    work page 2003

  11. [12]

    CMOS SRAM circuit design and parametric test in nano-scaled technologies: process-aware SRAM design and test

    Pavlov, Andrei, and Manoj Sachdev. CMOS SRAM circuit design and parametric test in nano-scaled technologies: process-aware SRAM design and test. Vol. 40. Springer Science & Business Media, 2008

    work page 2008

  12. [13]

    Pt/Cu: ZnO/Nb: STO memristive dual port for cache memory applications

    Boppidi, Pavan Kumar Reddy, S.Siddhartha Raman, et al. "Pt/Cu: ZnO/Nb: STO memristive dual port for cache memory applications. " AIP Conference Proceedings. Vol. 2265. No. 1. AIP Publishing LLC, 2020

    work page 2020

  13. [14]

    KNACK: A hybrid spin-charge mixed-mode simulator for evaluating different genres of spin- transfer torque MRAM bit-cells

    Fong, Xuanyao, et al. "KNACK: A hybrid spin-charge mixed-mode simulator for evaluating different genres of spin- transfer torque MRAM bit-cells. " 2011 International Conference on Simulation of Semiconductor Processes and Devices. IEEE, 2011

    work page 2011

  14. [15]

    Spin-transfer torque memories: Devices, circuits, and systems

    Fong, Xuanyao, et al. "Spin-transfer torque memories: Devices, circuits, and systems. " Proceedings of the IEEE 104.7 (2016): 1449-1488. Siddhartha Raman Sundara Raman

    work page 2016

  15. [16]

    Threshold Selector and Capacitive Coupled Assist Techniques for Write Voltage Reduction in Metal–Ferroelectric–Metal Field-Effect Transistor,

    S. R. S. Raman, S. S. T. Nibhanupudi, A. K. Saha, S. Gupta and J. P. Kulkarni, "Threshold Selector and Capacitive Coupled Assist Techniques for Write Voltage Reduction in Metal–Ferroelectric–Metal Field-Effect Transistor, " in IEEE Transactions on Electron Devices, vol. 68, no. 12, pp. 6132-6138, Dec. 2021, doi: 10.1109/TED.2021.3121348

    work page doi:10.1109/ted.2021.3121348 2021

  16. [17]

    Ferroelectric Gate Field-Effect Transistor Memory With Recessed Channel,

    K. Lee, J. Bae, S. Kim, J. Lee, B. Park and D. Kwon, “Ferroelectric Gate Field-Effect Transistor Memory With Recessed Channel, ” in IEEE Electron Device Letters, vol. 41, No. 8, pp. 1201-1204, August 2020,

    work page 2020

  17. [19]

    Nanosecond Polarization Switching and Long Retention in a Novel MFIS-FET Based on Ferroelectric HfO2

    J. Muller, T. S. Boscke, U. Schroder, R. Hoffmann, T. Mikolajick and L. Frey, “Nanosecond Polarization Switching and Long Retention in a Novel MFIS-FET Based on Ferroelectric HfO2” in IEEE Electron Device Letters, vol. 33, No. 2, pp. 185-187, Feb. 2012

    work page 2012

  18. [20]

    Ultralow-Voltage Process-Variation-Tolerant Schmitt-Trigger-Based SRAM Design,

    J. P. Kulkarni and K. Roy, "Ultralow-Voltage Process-Variation-Tolerant Schmitt-Trigger-Based SRAM Design, " in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 20, no. 2, pp. 319-332, Feb. 2012, doi: 10.1109/TVLSI.2010.2100834

    work page doi:10.1109/tvlsi.2010.2100834 2012

  19. [21]

    NEM-GNN: DAC/ADC-less, Scalable, Reconfigurable, Graph and Sparsity-Aware Near-Memory Accelerator for Graph Neural Networks,

    S. R. S. Raman, L. K. John, and J. P. Kulkarni, “NEM-GNN: DAC/ADC-less, Scalable, Reconfigurable, Graph and Sparsity-Aware Near-Memory Accelerator for Graph Neural Networks, ”ACM Transactions on Architecture and Code Optimization (TACO), vol. 21, no. 2, 2024

    work page 2024

  20. [22]

    SACHI: A Stationarity-Aware, All-Digital, Near-Memory, Ising Architec- ture,

    S. R. S. Raman, L. K. John, and J. P. Kulkarni, “SACHI: A Stationarity-Aware, All-Digital, Near-Memory, Ising Architec- ture, ” inProceedings of the IEEE International Symposium on High-Performance Computer Architecture (HPCA), 2024, pp. 719–731

    work page 2024

  21. [23]

    A detailed algorithmic study on a reuse-aware, near memory, all-digital Ising machine

    S. R. S. Raman, L. K. John, and J. P. Kulkarni, “A Detailed Algorithmic Study on a Reuse-Aware, Near Memory, All-Digital Ising Machine, ” arXiv preprint arXiv:2605.12959, 2026. Available: https://arxiv.org/abs/2605.12959

    work page internal anchor Pith review Pith/arXiv arXiv 2026

  22. [24]

    SPARK: Sparsity Aware, Low Area, Energy-Efficient, Near-memory Architecture for Accelerating Linear Programming Problems,

    S. R. S. Raman, L. John, and J. P. Kulkarni, “SPARK: Sparsity Aware, Low Area, Energy-Efficient, Near-memory Architecture for Accelerating Linear Programming Problems, ” inProceedings of the IEEE International Symposium on High-Performance Computer Architecture (HPCA), 2025, pp. 99–112

    work page 2025

  23. [25]

    A forward body-biased low-leakage SRAM cache: device, circuit and architecture considerations

    Kim, Chris H., et al. "A forward body-biased low-leakage SRAM cache: device, circuit and architecture considerations. " IEEE Transactions on Very Large Scale Integration (VLSI) Systems 13.3 (2005): 349-357

    work page 2005

  24. [26]

    Yield and speed optimization of a latch-type voltage sense amplifier

    Wicht, Bernhard, Thomas Nirschl, and Doris Schmitt-Landsiedel. "Yield and speed optimization of a latch-type voltage sense amplifier. " IEEE Journal of Solid-State Circuits 39.7 (2004): 1148-1158

    work page 2004

  25. [27]

    An 8T-SRAM for variability tolerance and low-voltage operation in high-performance caches

    Chang, Leland, et al. "An 8T-SRAM for variability tolerance and low-voltage operation in high-performance caches. " IEEE Journal of Solid-State Circuits 43.4 (2008): 956-963

    work page 2008

  26. [28]

    An area-conscious low-voltage-oriented 8T-SRAM design under DVS environment

    Morita, Yasuhiro, et al. "An area-conscious low-voltage-oriented 8T-SRAM design under DVS environment. " 2007 IEEE Symposium on VLSI Circuits. IEEE, 2007

    work page 2007

  27. [29]

    A comparative study on power delivery aspects of compute-in/near-memory approaches using DRAM

    S. R. S. Ramanet al., “A Comparative Study on Power Delivery Aspects of Compute-in/Near-Memory Approaches Using DRAM, ” arXiv preprint arXiv:2604.04773, 2026

    work page internal anchor Pith review Pith/arXiv arXiv 2026

  28. [30]

    A 65nm 8T sub-Vt SRAM employing sense-amplifier redundancy

    Verma, Naveen, and Anantha P. Chandrakasan. "A 65nm 8T sub-Vt SRAM employing sense-amplifier redundancy. " 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. IEEE, 2007

    work page 2007

  29. [31]

    NDA: Near-DRAM acceleration architecture leveraging commodity DRAM devices and standard memory modules

    Farmahini-Farahani, Amin, et al. "NDA: Near-DRAM acceleration architecture leveraging commodity DRAM devices and standard memory modules. " 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA). IEEE, 2015

    work page 2015

  30. [32]

    Embedded DRAM technologies

    Ishiuchi, H., et al. "Embedded DRAM technologies. " International Electron Devices Meeting. IEDM Technical Digest. IEEE, 1997

    work page 1997

  31. [33]

    Capacitor-less, long-retention (> 400s) DRAM cell paving the way towards low-power and high-density monolithic 3D DRAM

    Belmonte, A., et al. "Capacitor-less, long-retention (> 400s) DRAM cell paving the way towards low-power and high-density monolithic 3D DRAM. " 2020 IEEE International Electron Devices Meeting (IEDM). IEEE, 2020

    work page 2020

  32. [34]

    Design and Characterization of a Multilevel DRAM

    Koob, John C., et al. "Design and Characterization of a Multilevel DRAM. " IEEE transactions on very large scale integration (VLSI) systems 19.9 (2010): 1583-1596

    work page 2010

  33. [35]

    In-memory low-cost bit-serial addition using commodity DRAM technology

    Ali, Mustafa F., Akhilesh Jaiswal, and Kaushik Roy. "In-memory low-cost bit-serial addition using commodity DRAM technology. " IEEE Transactions on Circuits and Systems I: Regular Papers 67.1 (2019): 155-165

    work page 2019

  34. [36]

    Reviewing the evolution of the NAND flash technology

    Compagnoni, Christian Monzio, et al. "Reviewing the evolution of the NAND flash technology. " Proceedings of the IEEE 105.9 (2017): 1609-1633

    work page 2017

  35. [37]

    A comprehensive study on ILP acceleration accounting for sparsity, area, energy, data movement using near-memory architecture

    S. R. S. Raman, L. K. John, and J. P. Kulkarni, “A Comprehensive Study on ILP Acceleration Accounting for Sparsity, Area, Energy, Data Movement Using Near-Memory Architecture, ” arXiv preprint arXiv:2605.17158, 2026. Available: https://arxiv.org/abs/2605.17158

    work page internal anchor Pith review Pith/arXiv arXiv 2026

  36. [38]

    Inside NAND flash memories

    Micheloni, Rino, Luca Crippa, and Alessia Marelli. Inside NAND flash memories. Springer Science & Business Media, 2010

    work page 2010

  37. [39]

    NAND flash memory: Challenges and opportunities

    Li, Yan, and Khandker N. Quader. "NAND flash memory: Challenges and opportunities. " Computer 46.8 (2013): 23-29

    work page 2013

  38. [40]

    Recent progress on 3D NAND flash technologies

    Goda, Akira. "Recent progress on 3D NAND flash technologies. " Electronics 10.24 (2021): 3156

    work page 2021

  39. [41]

    Metal–oxide RRAM

    Wong, H-S. Philip, et al. "Metal–oxide RRAM. " Proceedings of the IEEE 100.6 (2012): 1951-1970. Emerging memory technologies at room/cryogenic temperature

    work page 2012

  40. [42]

    Advances of RRAM devices: Resistive switching mechanisms, materials and bionic synaptic application

    Shen, Zongjie, et al. "Advances of RRAM devices: Resistive switching mechanisms, materials and bionic synaptic application. " Nanomaterials 10.8 (2020): 1437

    work page 2020

  41. [43]

    Modeling the universal set/reset characteristics of bipolar RRAM by field-and temperature-driven filament growth

    Ielmini, Daniele. "Modeling the universal set/reset characteristics of bipolar RRAM by field-and temperature-driven filament growth. " IEEE Transactions on Electron Devices 58.12 (2011): 4309-4317

    work page 2011

  42. [44]

    A complete discussion on fully reconfigurable, digital, scalable, graph and sparsity-aware near-memory accelerator for graph neural networks

    S. R. S. Raman, L. John, and J. P. Kulkarni, “A Complete Discussion on Fully Reconfigurable, Digital, Scalable, Graph and Sparsity-Aware Near-Memory Accelerator for Graph Neural Networks, ” arXiv preprint arXiv:2605.19405, 2026. Available: https://arxiv.org/abs/2605.19405

    work page internal anchor Pith review Pith/arXiv arXiv 2026

  43. [45]

    Progress and outlook for MRAM technology

    Tehrani, Said, et al. "Progress and outlook for MRAM technology. " IEEE Transactions on Magnetics 35.5 (1999): 2814-2819

    work page 1999

  44. [46]

    Spin-transfer torque MRAM (STT-MRAM): Challenges and prospects

    Huai, Yiming. "Spin-transfer torque MRAM (STT-MRAM): Challenges and prospects. " AAPPS bulletin 18.6 (2008): 33-40

    work page 2008

  45. [47]

    A FeFET based super-low-power ultra-fast embedded NVM technology for 22nm FDSOI and beyond

    Dünkel, Stefan, et al. "A FeFET based super-low-power ultra-fast embedded NVM technology for 22nm FDSOI and beyond. " 2017 IEEE International Electron Devices Meeting (IEDM). IEEE, 2017

    work page 2017

  46. [48]

    Charge-trapping phenomena in HfO 2-based FeFET-type nonvolatile memories

    Yurchuk, Ekaterina, et al. "Charge-trapping phenomena in HfO 2-based FeFET-type nonvolatile memories. " IEEE Transactions on Electron Devices 63.9 (2016): 3501-3507

    work page 2016

  47. [49]

    S. R. S. Raman and J. P. Kulkarni, “ABI: A Tightly Integrated, Unified, Sparsity-Aware, Reconfigurable, Compute Near-Register File/Cache GPU Architecture with Light-Weight Softmax for Deep Learning, Linear Algebra, and Ising Compute, ” arXiv preprint arXiv:2602.14262, 2026. Available: https://arxiv.org/abs/2602.14262

    work page internal anchor Pith review Pith/arXiv arXiv 2026

  48. [50]

    dissertation, The University of Texas at Austin, 2026

    Siddhartha Raman Sundara Raman, Compute in eDRAM using indium gallium zinc oxide transistors, Ph.D. dissertation, The University of Texas at Austin, 2026. Available: https://repositories.lib.utexas.edu/items/4dbc7f92-c062-4cb8-b07b- ed29761b9704

    work page 2026