Pith. sign in

REVIEW

Scalable gate architecture for densely packed semiconductor spin qubits

Not yet reviewed by Pith; the record is open.

This paper has not been read by Pith yet. Machine review is queued; the pith claim, tier, and objections will appear here once it completes.

SPECIMEN: schema-true, not a live event

T0 review · schema-true

One-sentence machine reading of the paper's core claim.

pith:XXXXXXXX · record.json · timestamp

arxiv 1607.07025 v1 pith:RPJQVUFA submitted 2016-07-24 cond-mat.mes-hall quant-ph

Scalable gate architecture for densely packed semiconductor spin qubits

classification cond-mat.mes-hall quant-ph
keywords quantumchargedevicedotsgatesinglearchitecturearray
verification ladder T0 review T1 audit T2 compute T3 formal T4 reserved
0 comments
Share X Bluesky LinkedIn Reddit HN
read the original abstract

We demonstrate a 12 quantum dot device fabricated on an undoped Si/SiGe heterostructure as a proof-of-concept for a scalable, linear gate architecture for semiconductor quantum dots. The device consists of 9 quantum dots in a linear array and 3 single quantum dot charge sensors. We show reproducible single quantum dot charging and orbital energies, with standard deviations less than 20% relative to the mean across the 9 dot array. The single quantum dot charge sensors have a charge sensitivity of 8.2 x 10^{-4} e/root(Hz) and allow the investigation of real-time charge dynamics. As a demonstration of the versatility of this device, we use single-shot readout to measure a spin relaxation time T1 = 170 ms at a magnetic field B = 1 T. By reconfiguring the device, we form two capacitively coupled double quantum dots and extract a mutual charging energy of 200 microeV, which indicates that 50 GHz two-qubit gate operation speeds are feasible.

discussion (0)

Sign in with ORCID, Apple, or X to comment. Anyone can read and Pith papers without signing in.