Pith. sign in

REVIEW 4 cited by

ChatEDA: A Large Language Model Powered Autonomous Agent for EDA

Not yet reviewed by Pith; the record is open.

This paper has not been read by Pith yet. Machine review is queued; the pith claim, tier, and objections will appear here once it completes.

SPECIMEN: schema-true, not a live event

T0 review · schema-true

One-sentence machine reading of the paper's core claim.

pith:XXXXXXXX · record.json · timestamp

arxiv 2308.10204 v4 pith:P3ERJIQM submitted 2023-08-20 cs.AR cs.AI

ChatEDA: A Large Language Model Powered Autonomous Agent for EDA

classification cs.AR cs.AI
keywords chatedalanguagetoolsagentautomageautonomousdesignlarge
verification ladder T0 review T1 audit T2 compute T3 formal T4 reserved
0 comments
read the original abstract

The integration of a complex set of Electronic Design Automation (EDA) tools to enhance interoperability is a critical concern for circuit designers. Recent advancements in large language models (LLMs) have showcased their exceptional capabilities in natural language processing and comprehension, offering a novel approach to interfacing with EDA tools. This research paper introduces ChatEDA, an autonomous agent for EDA empowered by an LLM, AutoMage, complemented by EDA tools serving as executors. ChatEDA streamlines the design flow from the Register-Transfer Level (RTL) to the Graphic Data System Version II (GDSII) by effectively managing task decomposition, script generation, and task execution. Through comprehensive experimental evaluations, ChatEDA has demonstrated its proficiency in handling diverse requirements, and our fine-tuned AutoMage model has exhibited superior performance compared to GPT-4 and other similar LLMs.

discussion (0)

Sign in with ORCID, Apple, or X to comment. Anyone can read and Pith papers without signing in.

Forward citations

Cited by 4 Pith papers

Reviewed papers in the Pith corpus that reference this work. Sorted by Pith novelty score.

  1. PCBWorld: A Benchmark Environment for Engine-Grounded PCB Design Automation

    cs.AI 2026-07 conditional novelty 7.0

    An open-source KiCad-grounded PCB routing environment and benchmark where agents interactively route boards via engine-native operations, with a PPO policy trained on synthetic boards achieving zero-shot transfer to r...

  2. SABLE: An NDA-Safe Closed-Loop LLM Framework for Analog Circuit Optimization in Industrial EDA Flows

    cs.AR 2026-07 conditional novelty 7.0

    An NDA-safe scrubbed boundary lets cloud LLMs optimize analog circuits in real Cadence flows; multi-model PVT benchmarks show successful closure on LC-VCO (7/11) and two-stage op-amp (4/11) tasks.

  3. Retrieve, Schedule, Reflect: LLM Agents for Chip QoR Optimization

    cs.AR 2026-03 conditional novelty 6.0

    An LLM scheduler using tree-structured retrieval and Pareto-based reflection automates chip QoR optimization, matching human experts and beating an RL baseline on eight designs.

  4. ChipLingo: A Systematic Training Framework for Large Language Models in EDA

    cs.LG 2026-04 unverdicted novelty 5.0

    ChipLingo trains LLMs on EDA data via corpus construction, domain-adaptive pretraining, and RAG scenario alignment, reaching 59.7% accuracy with an 8B model and 70.02% with a 32B model on a new internal EDA benchmark.