REVIEW 19 cited by
AutoChip: Automating HDL Generation Using LLM Feedback
Not yet reviewed by Pith; the record is open.
This paper has not been read by Pith yet. Machine review is queued; the pith claim, tier, and objections will appear here once it completes.
SPECIMEN: schema-true, not a live event
T0 review · schema-true
One-sentence machine reading of the paper's core claim.
pith:XXXXXXXX · record.json · timestamp
AutoChip: Automating HDL Generation Using LLM Feedback
read the original abstract
Traditionally, designs are written in Verilog hardware description language (HDL) and debugged by hardware engineers. While this approach is effective, it is time-consuming and error-prone for complex designs. Large language models (LLMs) are promising in automating HDL code generation. LLMs are trained on massive datasets of text and code, and they can learn to generate code that compiles and is functionally accurate. We aim to evaluate the ability of LLMs to generate functionally correct HDL models. We build AutoChip by combining the interactive capabilities of LLMs and the output from Verilog simulations to generate Verilog modules. We start with a design prompt for a module and the context from compilation errors and debugging messages, which highlight differences between the expected and actual outputs. This ensures that accurate Verilog code can be generated without human intervention. We evaluate AutoChip using problem sets from HDLBits. We conduct a comprehensive analysis of the AutoChip using several LLMs and problem categories. The results show that incorporating context from compiler tools, such as Icarus Verilog, improves the effectiveness, yielding 24.20% more accurate Verilog. We release our evaluation scripts and datasets as open-source contributions at the following link https://github.com/shailja-thakur/AutoChip.
Forward citations
Cited by 19 Pith papers
-
PCB-QA: Evaluating LLMs over the First Printed Circuit Board Design Question-Answer Dataset
PCB-QA is the first QA benchmark for LLMs on printed circuit board designs, with Gemini 3 Flash Preview reaching 93% accuracy on a JSON textual representation.
-
RTL-BenchLS: A Large-Scale Benchmark for RTL Reasoning and Generation with Large Language Models
RTL-BenchLS supplies a large-scale formally verified benchmark and three novel tasks that expose low performance of frontier LLMs on realistic RTL reasoning and generation.
-
ArchEval: Measuring AI Agents as Computer Architects
LLM agents beat architecture baselines with full simulator harnesses, but only one configuration stays above baseline without feedback, and performance modeling remains weak.
-
Interpretable and Verifiable Hardware Generation with LLM-Driven Stepwise Refinement
An LLM agent iteratively applies a sound hardware refinement calculus to turn design specs into correct-by-construction RTL, reaching 92.3% pass@1 on VerilogEval.
-
LEGO: An LLM Skill-Based Front-End Design Generation Platform
LEGO extracts 42 circuit skills from open-source projects to enable composable LLM-based front-end design, raising Pass@1 to 0.805 on challenging Verilog problems.
-
ChipCraftBrain: Validation-First RTL Generation via Multi-Agent Orchestration
ChipCraftBrain achieves 97.2% pass rate on VerilogEval and 94.7% on CVDP benchmarks for generating functional RTL code using adaptive multi-agent orchestration and hybrid reasoning.
-
VClare: Resolving Imperfect Specifications in LLM-Based Verilog Generation
Repairing imperfect Verilog specs with LLM inconsistency mining and simulation clustering lifts generation pass rates ~13%, with sim-level repair remaining robust as designs grow complex.
-
DRC-Aid: Design-Rule Correction via Agentic Framework utilizing Inference-Time Large Language Models
A closed-loop agentic framework using LLM action selection over a rule-engine menu repairs ~92.5% of DRC-violating FreePDK45 layouts to DRC-clean, LVS-equivalent states.
-
SINA: A Fully Automated Circuit Schematic Image to Netlist Generator Using Artificial Intelligence
SINA converts circuit schematic images to netlists at 96.67% accuracy using deep learning, OCR, connected-component labeling, and a vision-language model, claimed 2.72x better than prior methods.
-
AnalogMaster: Large Language Model-based Automated Analog IC Design Framework from Image to Layout
AnalogMaster applies large language models to end-to-end analog IC design automation, converting images to netlists and optimizing parameters to achieve 92.9% Pass@1 and 99.9% Pass@5 success on 15 test circuits using GPT-5.
-
From Natural Language to Silicon: The Representation Bottleneck in LLM Hardware Design
IR choice dominates model choice in LLM hardware generation from natural language, with simulation pass rates ranging 3-88% across IRs but varying less than 1.25x across models.
-
ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation
On 64 large OpenCores-derived Verilog tasks, top LLMs reach 23.6% functional pass@1, 37.5% pass@5, and 0% on designs with two or more submodules, showing hierarchical RTL generation remains unsolved.
-
VeriPilot: An LLM-Powered Verilog Debugging Framework
VeriPilot raises GPT-4o Verilog repair success from 54.3% to 85.71% on the CVDP benchmark by using golden-model semantic alignment and CDFG-based signal tracing.
-
ROSUM-MCTS: Monte Carlo Tree Search-Inspired HDL Code Summarization with Structural Rewards
ROSUM-MCTS applies MCTS-inspired hierarchical candidate expansion and a composite reward balancing functional correctness, local content adequacy, and fluency to improve LLM summaries of VHDL and Verilog code, outperf...
-
LEGO: An LLM Skill-Based Front-End Design Generation Platform
LEGO extracts 42 standardized circuit skills from 11 open-source projects into a plug-and-play platform that raises Pass@1 from 0 to 0.805 on 41 hard VerilogEval v2 problems.
-
VerilogCL: A Contrastive Learning Framework for Robust LLM-Based Verilog Generation
VerilogCL applies contrastive learning with minimal-error data pairs and a proactive screening module to improve compilation success and functional correctness of 7B LLM-generated Verilog over open-source and commerci...
-
Agentic Hardware Design as Repository-Level Code Evolution
HORIZON applies repository-level self-evolution to hardware design artifacts and reports 100% completion on ChipBench, RTLLM, Verilog-Eval, and nine CVDP categories using a hands-free agent loop.
-
Interpretable and Verifiable Hardware Generation with LLM-Driven Stepwise Refinement
Framework uses LLM-driven stepwise application of transformation rules to generate verifiable RTL hardware designs from specifications.
-
Surveying GenAI-based Automation in Printed Circuit Board Design and Test
Survey of GenAI in PCB design lifecycle presenting taxonomy, technical challenges, and research directions.
discussion (0)
Sign in with ORCID, Apple, or X to comment. Anyone can read and Pith papers without signing in.