Pith. sign in

REVIEW 2 cited by

NN-LUT: Neural Approximation of Non-Linear Operations for Efficient Transformer Inference

Not yet reviewed by Pith; the record is open.

This paper has not been read by Pith yet. Machine review is queued; the pith claim, tier, and objections will appear here once it completes.

SPECIMEN: schema-true, not a live event

T0 review · schema-true

One-sentence machine reading of the paper's core claim.

pith:XXXXXXXX · record.json · timestamp

arxiv 2112.02191 v1 pith:6EI5UV5S submitted 2021-12-03 cs.LG cs.AI

classification cs.LGcs.AI
keywords operationsframeworknon-lineartransformerapproximationefficientinferencelatency
verification ladder T0 review T1 audit T2 compute T3 formal
0 comments
read the original abstract

Non-linear operations such as GELU, Layer normalization, and Softmax are essential yet costly building blocks of Transformer models. Several prior works simplified these operations with look-up tables or integer computations, but such approximations suffer inferior accuracy or considerable hardware cost with long latency. This paper proposes an accurate and hardware-friendly approximation framework for efficient Transformer inference. Our framework employs a simple neural network as a universal approximator with its structure equivalently transformed into a LUT. The proposed framework called NN-LUT can accurately replace all the non-linear operations in popular BERT models with significant reductions in area, power consumption, and latency.

Discussion (0). Continue with ORCID to comment.

Forward citations

Cited by 2 Pith papers

Reviewed papers in the Pith corpus that reference this work. Sorted by Pith novelty score. Full citation record

  1. VEDA: Efficient LLM Generation Through Voting-based KV Cache Eviction and Dataflow-flexible Accelerator

    cs.AR 2025-07 conditional novelty 6.0 of 10

    A voting-based KV cache eviction algorithm, a reconfigurable GEMV dataflow, and an element-serial non-linear scheduler are combined in the VEDA accelerator to speed up edge LLM generation.

  2. SD-Acc: Accelerating Stable Diffusion through Phase-aware Sampling and Hardware Co-Optimizations

    cs.AR 2025-07 conditional novelty 5.0 of 10

    Phase-aware sampling cuts Stable Diffusion's compute by roughly 2.4x to 5.7x with only small CLIP-score changes, and the accompanying FPGA accelerator turns this into 2.7x to 6.0x energy savings over an Nvidia V100 GPU.

Pith tools