REVIEW
A nanogapped hysteresis-free field-effect transistor
Not yet reviewed by Pith; the record is open.
This paper has not been read by Pith yet. Machine review is queued; the pith claim, tier, and objections will appear here once it completes.
SPECIMEN: schema-true, not a live event
T0 review · schema-true
One-sentence machine reading of the paper's core claim.
pith:XXXXXXXX · record.json · timestamp
A nanogapped hysteresis-free field-effect transistor
read the original abstract
We propose a semi-suspended device structure and construct nanogapped, hysteresis-free field-effect transistors (FETs), based on the van der Waals stacking technique. The structure, which features a semi-suspended channel above a submicron-long wedge-like nanogap, is fulfilled by transferring ultraclean BN-supported MoS$_2$ channels directly onto dielectric-spaced vertical source/drain stacks. Electronic characterization and analyses reveal a high overall device quality, including ultraclean channel interfaces, negligible electrical scanning hysteresis, and Ohmic contacts in the structures. The unique hollow FET structure holds the potential for exploiting reliable electronics, as well as nanofluid and pressure sensors.
discussion (0)
Sign in with ORCID, Apple, or X to comment. Anyone can read and Pith papers without signing in.