Pith. sign in

REVIEW 1 cited by

Fault-tolerant optical interconnects for neutral-atom arrays

Not yet reviewed by Pith; the record is open.

This paper has not been read by Pith yet. Machine review is queued; the pith claim, tier, and objections will appear here once it completes.

SPECIMEN: schema-true, not a live event

T0 review · schema-true

One-sentence machine reading of the paper's core claim.

pith:XXXXXXXX · record.json · timestamp

arxiv 2408.08955 v1 pith:JDIT2DMX submitted 2024-08-16 quant-ph

Fault-tolerant optical interconnects for neutral-atom arrays

classification quant-ph
keywords logicalopticalrangearrayarraysatombellcycles
verification ladder T0 review T1 audit T2 compute T3 formal T4 reserved
0 comments
read the original abstract

We analyze the use of photonic links to enable large-scale fault-tolerant connectivity of locally error-corrected modules based on neutral atom arrays. Our approach makes use of recent theoretical results showing the robustness of surface codes to boundary noise and combines recent experimental advances in atom array quantum computing with logical qubits with optical quantum networking techniques. We find the conditions for fault-tolerance can be achieved with local two-qubit Rydberg gate and non-local Bell pair errors below 1% and 10%, respectively, without requiring distillation or space-time overheads. Realizing the interconnects with a lens, a single optical cavity, or an array of cavities enables a Bell pair generation rate in the 1-50 MHz range. When directly interfacing logical qubits, this rate translates to error-correction cycles in the 25-2000 kHz range, satisfying all requirements for fault tolerance and in the upper range fast enough for 100 kHz logical clock cycles.

discussion (0)

Sign in with ORCID, Apple, or X to comment. Anyone can read and Pith papers without signing in.

Forward citations

Cited by 1 Pith paper

Reviewed papers in the Pith corpus that reference this work. Sorted by Pith novelty score.

  1. Fault-Tolerant Logical Operations and Efficient State Preparation in Modular Quantum Architectures with Noisy Interfaces

    quant-ph 2026-07 conditional novelty 6.0

    Noisy modular interfaces tolerate ~10× higher error than local gates for lattice-surgery CNOTs, and distributed logical GHZ ancilla cost reduces to a spanning-tree vertex cover.