Pith Number

pith:3UWZF4PD

pith:2026:3UWZF4PDUPGOMZTNRV37NEPJII

not attested not anchored not stored refs resolved

SRAM Based Digital Custom Compute Engine for Improved Area Efficiency of AI Hardware

Narendra Singh Dhakad, Santosh Kumar Vishvakarma

A 10T SRAM cell with integrated full adders cuts routing complexity by half and raises area efficiency 2.67 times for binary neural network hardware.

arxiv:2605.16161 v1 · 2026-05-15 · cs.AR

Open paper page JSON Open Graph Bundle Merged state Verified badge What is a Pith Number?

Add to your LaTeX paper

\usepackage{pith}
\pithnumber{3UWZF4PDUPGOMZTNRV37NEPJII}

Prints a linked badge after your title and injects PDF metadata. Compiles on arXiv. Learn more · Embed verified badge

Record completeness

1 Bitcoin timestamp

2 Internet Archive

3 Author claim open · sign in to claim

4 Citations open

5 Replications open

✓ Portable graph bundle live · download bundle · merged state

The bundle contains the canonical record plus signed events. A mirror can host it anywhere and recompute the same current state with the deterministic merge algorithm.

Claims

C1strongest claim

The proposed approach reduces the latency and area overhead, improving the overall hardware's area efficiency by 2.67x compared to the state-of-the-art.

C2weakest assumption

The integration of the full adder between in-memory multiplication cells achieves the stated 50% routing reduction and area savings without introducing unaccounted overheads in yield, delay, or power in actual fabrication.

C3one line summary

Proposes a 10T SRAM XNOR in-memory computing architecture with 14T full adders that reduces routing complexity by 50% and improves area efficiency by 2.67x for BNN MAC operations.

References

11 extracted · 11 resolved · 0 Pith anchors

[1] Pattern Recognition 127 (2022), 108611 2022 · doi:10.1016/j

[3] A configurable 10t sram-based imc accelerator with scaled-voltage-based pulse count modulation for mac and high-throughput xac, 2023

[4] 8t xnor-sram based parallel compute- in-memory for deep neural network accelerator, 2020

[5] Xnor-sram: In-memory computing sram macro for binary/ternary deep neural networks, 2018

[6] R- inmac: 10t sram based reconfigurable and efficient in-memory advance computation for edge devices, 2023

Receipt and verification

First computed	2026-05-20T00:01:55.551676Z
Builder	pith-number-builder-2026-05-17-v1
Signature	Pith Ed25519 (`pith-v1-2026-05`) · public key
Schema	pith-number/v1.0

Canonical hash

dd2d92f1e3a3cce6666d8d77f691e9420edbf5d777c803bae1d0a4a8f5e42ebb

Aliases

arxiv: 2605.16161 · arxiv_version: 2605.16161v1 · doi: 10.48550/arxiv.2605.16161 · pith_short_12: 3UWZF4PDUPGO · pith_short_16: 3UWZF4PDUPGOMZTN · pith_short_8: 3UWZF4PD

Agent API

Resolver JSON Graph JSON Events JSON Schema Signing key

Verify this Pith Number yourself

curl -sH 'Accept: application/ld+json' https://pith.science/pith/3UWZF4PDUPGOMZTNRV37NEPJII \
  | jq -c '.canonical_record' \
  | python3 -c "import sys,json,hashlib; b=json.dumps(json.loads(sys.stdin.read()), sort_keys=True, separators=(',',':'), ensure_ascii=False).encode(); print(hashlib.sha256(b).hexdigest())"
# expect: dd2d92f1e3a3cce6666d8d77f691e9420edbf5d777c803bae1d0a4a8f5e42ebb

Canonical record JSON

{
  "metadata": {
    "abstract_canon_sha256": "c7ca420a5e36f449bd5621648f8b112a2ce4a3c5acba72a8c051edaac751c4e3",
    "cross_cats_sorted": [],
    "license": "http://creativecommons.org/licenses/by/4.0/",
    "primary_cat": "cs.AR",
    "submitted_at": "2026-05-15T16:39:53Z",
    "title_canon_sha256": "dcfb3a2a17c096a6ebda58f8b3be2be6d26219996b3de95b858e71024bddc5d3"
  },
  "schema_version": "1.0",
  "source": {
    "id": "2605.16161",
    "kind": "arxiv",
    "version": 1
  }
}