arxiv: 2601.03922 · v2 · submitted 2026-01-07 · 🪐 quant-ph · cond-mat.mes-hall· cond-mat.supr-con· physics.app-ph

Recognition: no theorem link

Integration and Resource Estimation of Cryoelectronics for Superconducting Fault-Tolerant Quantum Computers

Shiro Kawabata

Authors on Pith no claims yet

Pith reviewed 2026-05-16 16:38 UTC · model grok-4.3

classification 🪐 quant-ph cond-mat.mes-hallcond-mat.supr-conphysics.app-ph

keywords cryoelectronicssuperconducting quantum computingfault-tolerant quantum computerscryogenic controlresource estimationheterogeneous architecturethermal loadmultiplexing

0 comments

The pith

Placing selected classical electronics at cryogenic temperatures will allow superconducting fault-tolerant quantum computers to scale without prohibitive wiring and thermal overheads.

A machine-rendered reading of the paper's core claim, the machinery that carries it, and where it could break.

This review argues that scaling superconducting quantum computers to fault tolerance will require a heterogeneous architecture that moves parts of the classical control and readout electronics inside the cryostat. It surveys both room-temperature and cryogenic options and introduces a first-order accounting method to estimate the resources needed. The method is applied to an RSA-2048 benchmark to derive concrete targets for multiplexing ratios and power draw at each temperature stage. The central goal is to cut the number of room-temperature cables and the resulting heat load that would otherwise prevent large-scale operation. A sympathetic reader would see this as a practical engineering path for the classical layer that must accompany qubit hardware progress.

Core claim

Superconducting fault-tolerant quantum computers will likely adopt a heterogeneous quantum-classical architecture that places selected electronics at cryogenic stages—for example, cryo-CMOS at 4 K and superconducting digital logic at 4 K and/or mK stages—to curb wiring and thermal-load overheads. The paper supports this with a transparent first-order accounting framework that uses an RSA-2048-scale benchmark to set concrete constraints on multiplexing and stage-wise cryogenic power.

What carries the argument

The first-order accounting framework that calculates required cryogenic power and multiplexing ratios from an RSA-2048 benchmark to guide functional partitioning across room-temperature, cryo-CMOS, and superconducting logic layers.

If this is right

The number of room-temperature cables must be reduced through on-chip multiplexing at cryogenic temperatures.
Power budgets at the 4 K and millikelvin stages must remain within the cooling power supplied by the refrigerator.
Control tasks will be partitioned among room-temperature electronics, cryo-CMOS, and superconducting logic according to temperature compatibility and speed requirements.
Overall system latency and density will depend on how successfully multiplexing and low-power design are realized at each stage.

Where Pith is reading between the lines

These are editorial extensions of the paper, not claims the author makes directly.

Locating logic closer to the qubits could shorten feedback times for quantum error correction compared with room-temperature control.
The same resource-accounting approach could be applied to other quantum platforms that face similar wiring-scaling problems.
Small-scale prototype experiments could test whether the assumed power figures hold when a multiplexed cryogenic controller is operated inside a real dilution refrigerator.

Load-bearing premise

Representative power consumption values and multiplexing factors for cryo-CMOS and superconducting logic are realistic and attainable in practice.

What would settle it

A measurement or detailed simulation showing that the actual power consumption of the cryogenic electronics needed for an RSA-2048-scale system exceeds the available cooling capacity at the 4 K or mK stages.

Figures

Figures reproduced from arXiv: 2601.03922 by Shiro Kawabata.

**Figure 2.** Figure 2: evaluates Eq. (1) for N (fridge) phys = 104 using representative P (T) phys values for cryo-CMOS and superconducting digital logic. For cryo-CMOS (assumed at 4 K), we use an optimistic P (4K) phys = 5 mW/physical-qubit, consistent with mW-class cryogenic CMOS quantum-control circuits demonstrated near a few kelvin [42, 61]. For superconducting digital logic, representative estimates span P (T) phys ∼ 1.… view at source ↗

**Figure 3.** Figure 3: FIG. 3. An illustrative example of functional partitioning be [PITH_FULL_IMAGE:figures/full_fig_p006_3.png] view at source ↗

read the original abstract

Scaling superconducting quantum computers to the fault-tolerant regime calls for a commensurate scaling of the classical control and readout stack. Today's systems largely rely on room-temperature, rack-based instrumentation connected to dilution-refrigerator cryostats through many coaxial cables. Looking ahead, superconducting fault-tolerant quantum computers (FTQCs) will likely adopt a heterogeneous quantum-classical architecture that places selected electronics at cryogenic stages -- for example, cryo-CMOS at 4~K and superconducting digital logic at 4~K and/or mK stages -- to curb wiring and thermal-load overheads. This review distills key requirements, surveys representative room-temperature and cryogenic approaches, and provides a transparent first-order accounting framework for cryoelectronics. Using an RSA-2048-scale benchmark as a concrete reference point, we illustrate how scaling targets motivate constraints on multiplexing and stage-wise cryogenic power, and discuss implications for functional partitioning across room-temperature electronics, cryo-CMOS, and superconducting logic.

Editorial analysis

A structured set of objections, weighed in public.

Desk editor's note, referee report, simulated authors' rebuttal, and a circularity audit. Tearing a paper down is the easy half of reading it; the pith above is the substance, this is the friction.

Desk Editor's Note private letter to a colleague

The paper gives a clear first-order accounting framework for cryoelectronics in FTQCs but depends on representative power and multiplexing numbers taken from the literature without new validation or ranges.

read the letter

The main thing to know is that this is a review paper that distills requirements for scaling superconducting fault-tolerant quantum computers and supplies a transparent first-order accounting framework for cryoelectronics resources. It surveys room-temperature rack instrumentation versus cryo-CMOS at 4 K and superconducting logic at 4 K or mK stages, then uses an RSA-2048 benchmark to show concrete constraints on wiring, thermal load, multiplexing ratios, and stage-wise power budgets. The framework is straightforward and makes the tradeoffs across temperature stages easy to follow, which is genuinely useful for anyone thinking about heterogeneous quantum-classical architectures. It organizes existing ideas without claiming new device physics or measurements, but the presentation is clean and the benchmark choice helps ground the discussion. The soft spot is exactly where the stress-test note flags: the power consumption figures for cryo-CMOS and superconducting logic, plus the multiplexing factors, are presented as achievable representative values drawn from prior work rather than derived here or bounded with uncertainty. If those inputs are optimistic by even a modest factor, the implied partitioning and power budgets shift, so the framework functions more as an illustration than a robust prediction. That is typical for this kind of early system-level review and does not undermine the value of having the accounting laid out plainly. This is the sort of paper system designers and hardware teams would actually read for planning purposes. It deserves peer review so referees can check the cited benchmarks and suggest tighter assumptions or additional references.

Referee Report

1 major / 2 minor

Summary. The manuscript presents a first-order accounting framework for cryoelectronics integration in superconducting fault-tolerant quantum computers. It surveys room-temperature and cryogenic control approaches, then applies an RSA-2048 benchmark to derive concrete constraints on multiplexing ratios and stage-wise power budgets when placing cryo-CMOS at 4 K and superconducting logic at 4 K or mK stages, with the goal of reducing wiring and thermal overhead relative to all-room-temperature architectures.

Significance. If the representative power and multiplexing parameters hold, the framework supplies a transparent, reusable method for estimating cryogenic resource budgets and motivating heterogeneous partitioning decisions; this is a useful contribution to the resource-estimation literature for scalable superconducting quantum computing.

major comments (1)

[Section 4] Section 4 (RSA-2048 benchmark): the stage-wise power budgets and required multiplexing factors are computed directly from fixed representative values for cryo-CMOS power at 4 K and SFQ power at mK (e.g., the numbers feeding Eq. (7) and Table 2). No uncertainty ranges, sensitivity analysis, or device-physics derivation is supplied; a factor-of-2–5 deviation in these inputs (plausible given current technology gaps) would materially alter the implied functional partitioning and the claim that the architecture is feasible within dilution-refrigerator limits.

minor comments (2)

[Figure 3] Figure 3 caption and surrounding text: the multiplexing factor definition is introduced twice with slightly different notation; a single consistent definition would improve readability.
[References] References: several cryo-CMOS power figures are cited to conference abstracts rather than peer-reviewed device papers; adding the most recent journal references would strengthen the supporting data.

Simulated Author's Rebuttal

1 responses · 0 unresolved

We thank the referee for the constructive and detailed feedback on our manuscript. We address the single major comment below and will revise the manuscript accordingly to strengthen the presentation of the resource estimation framework.

read point-by-point responses

Referee: [Section 4] Section 4 (RSA-2048 benchmark): the stage-wise power budgets and required multiplexing factors are computed directly from fixed representative values for cryo-CMOS power at 4 K and SFQ power at mK (e.g., the numbers feeding Eq. (7) and Table 2). No uncertainty ranges, sensitivity analysis, or device-physics derivation is supplied; a factor-of-2–5 deviation in these inputs (plausible given current technology gaps) would materially alter the implied functional partitioning and the claim that the architecture is feasible within dilution-refrigerator limits.

Authors: We agree that the current version of Section 4 relies on fixed representative parameter values drawn from the literature without an accompanying sensitivity analysis. The manuscript presents a first-order accounting framework whose purpose is to illustrate scaling constraints and motivate partitioning decisions for an RSA-2048 benchmark rather than to deliver a high-precision feasibility claim. Nevertheless, the referee correctly notes that plausible variations in the input power figures could change the quantitative conclusions. In the revised manuscript we will add an explicit sensitivity study to Section 4. This will (i) state the literature sources and ranges for the cryo-CMOS and SFQ power values, (ii) recompute the multiplexing ratios and stage-wise power budgets for multiplicative factors of 2 and 5 on each key parameter, and (iii) discuss the resulting impact on the implied functional partitioning and thermal-load margins relative to dilution-refrigerator limits. We believe this addition will make the framework more robust and transparent without altering its first-order character. revision: yes

Circularity Check

0 steps flagged

No significant circularity in first-order accounting framework

full rationale

The paper presents a transparent first-order accounting framework that applies representative power consumption values, multiplexing factors, and stage-wise thermal budgets drawn from external literature and surveys of cryo-CMOS and superconducting logic approaches. These inputs are used to illustrate constraints for an RSA-2048 benchmark without deriving the input parameters from the paper's own equations or results. No self-definitional steps, fitted inputs renamed as predictions, load-bearing self-citations, or uniqueness theorems imported from prior author work are present. The central claims remain independent of the paper's own outputs and rest on externally referenced benchmarks, qualifying as a normal non-circular finding.

Axiom & Free-Parameter Ledger

2 free parameters · 1 axioms · 0 invented entities

The central claim rests on assumptions about achievable cryogenic power budgets and multiplexing capabilities drawn from the surveyed literature.

free parameters (2)

multiplexing factors
Assumed values for how many signals can be multiplexed at cryogenic stages.
stage-wise cryogenic power budgets
Representative power consumption values for cryo-CMOS at 4K and superconducting logic at mK stages.

axioms (1)

domain assumption Cryogenic electronics can achieve certain power consumptions at 4K and mK stages.
The framework uses representative values for cryo-CMOS and superconducting logic power.

pith-pipeline@v0.9.0 · 5470 in / 1236 out tokens · 95029 ms · 2026-05-16T16:38:45.947131+00:00 · methodology

discussion (0)

Forward citations

Cited by 3 Pith papers

Reviewed papers in the Pith corpus that reference this work. Sorted by Pith novelty score.

Long-range tunable coupler for modular fluxonium quantum processors
quant-ph 2026-04 unverdicted novelty 6.0

A tunable coupler design enables sub-100 ns two-qubit gates with errors below 10^{-4} between fluxonium qubits over 1 cm distances for modular architectures.
Heterogeneous architectures enable a 138x reduction in physical qubit requirements for fault-tolerant quantum computing under detailed accounting
quant-ph 2026-04 unverdicted novelty 6.0

Heterogeneous quantum architectures with task-specific hardware and QEC encodings deliver up to 138x lower physical-qubit overhead than monolithic baselines for fault-tolerant algorithms, including RSA-2048 factoring ...
Sub-kelvin thermal conductivity of substrates and on-chip routing in quantum integrated systems
cond-mat.mes-hall 2026-05 unverdicted novelty 5.0

High-resistivity silicon shows the highest thermal conductivity at 300 mK among tested substrates, and Nb routing lines increase in-plane conductance but leave the substrate as the dominant heat path.

Reference graph

Works this paper leans on

71 extracted references · 71 canonical work pages · cited by 3 Pith papers · 3 internal anchors

[1]

[17]. As physical qubit counts grow, the wiring den- sity, thermal load, power-consumption and assembly/test complexity scale unfavorably, and may become primary bottlenecks to further expansion [15]. Against this backdrop, cryogenic electronics (cryoelectronics)—the design and realization of elec- tronic circuits and systems that operate at cryo- genic t...

work page internal anchor Pith review Pith/arXiv arXiv 2026
[2]

Simulating physics with computers,

R. P. Feynman, “Simulating physics with computers,” Int. J. Theor. Phys., vol. 21, no. 6–7, pp. 467–488, 1982

work page 1982
[3]

Quantum theory, the Church–Turing prin- ciple and the universal quantum computer,

D. Deutsch, “Quantum theory, the Church–Turing prin- ciple and the universal quantum computer,”Proc. R. Soc. Lond. A, vol. 400, no. 1818, pp. 97–117, 1985

work page 1985
[4]

Logical quantum processor based on reconfigurable atom arrays,

D. Bluvsteinet al., “Logical quantum processor based on reconfigurable atom arrays,”Nature, vol. 626, pp. 58–65, 2024

work page 2024
[5]

Quantum er- ror correction below the surface code threshold,

Google Quantum AI and Collaborators, “Quantum er- ror correction below the surface code threshold,”Nature, vol. 638, pp. 920–924, 2025

work page 2025
[6]

Experimental Quantum Error Correction below the Surface Code Threshold via All-Microwave Leakage Suppression,

T. Heet al., “Experimental Quantum Error Correction below the Surface Code Threshold via All-Microwave Leakage Suppression,”Phys. Rev. Lett., vol. 135, 260601, 2025

work page 2025
[7]

Experimental demonstration of logical magic state distillation,

P. Sales Rodriguezet al., “Experimental demonstration of logical magic state distillation,”Nature, vol. 645, pp. 620–625, 2025

work page 2025
[8]

Magic state cultivation on a super- conducting quantum processor,

E. Rosenfeldet al., “Magic state cultivation on a super- conducting quantum processor,” arXiv:2512.13908, 2025

work page arXiv 2025
[9]

Realizing lattice surgery on two distance-three repetition codes with superconducting qubits,

I. Besedinet al., “Realizing lattice surgery on two distance-three repetition codes with superconducting qubits,” arXiv:2501.04612, 2025

work page arXiv 2025
[10]

Scaling and logic in the colour code on a superconducting quantum processor,

N. Lacroixet al., “Scaling and logic in the colour code on a superconducting quantum processor,”Nature, vol. 645, pp. 614–619, 2025

work page 2025
[11]

A fault-tolerant neutral-atom ar- chitecture for universal quantum computation,

D. Bluvsteinet al., “A fault-tolerant neutral-atom ar- chitecture for universal quantum computation,”Nature, vol. 649, pp. 39–46, 2026

work page 2026
[12]

Demonstrating quantum error mitiga- tion on logical qubits,

A. Zhanget al., “Demonstrating quantum error mitiga- tion on logical qubits,”Nature Commun., in press, 2025

work page 2025
[13]

Quantum computing in the NISQ era and beyond,

J. Preskill, “Quantum computing in the NISQ era and beyond,”Quantum, vol. 2, 79, 2018

work page 2018
[14]

A quantum engineer’s guide to su- perconducting qubits,

P. Krantzet al., “A quantum engineer’s guide to su- perconducting qubits,”Applied Physics Reviews, vol. 6, 021318, 2019

work page 2019
[15]

Circuit quantum electrodynamics,

A. Blaiset al., “Circuit quantum electrodynamics,”Rev. Mod. Phys., vol. 93, 025005, 2021

work page 2021
[16]

How to build a quantum super- computer: scaling from hundreds to millions of qubits,

M. Mohseniet al., “How to build a quantum super- computer: scaling from hundreds to millions of qubits,” arXiv:2411.10406, 2024

work page arXiv 2024
[17]

Assessing requirements to scale to practical quantum advantage

M. E. Beverlandet al., “Assessing requirements to scale to practical quantum advantage,” arXiv:2211.07629, 2022

work page internal anchor Pith review Pith/arXiv arXiv 2022
[18]

Cryogenic electronics and quantum information processing,

M. Bhushanet al., “Cryogenic electronics and quantum information processing,” inInternational Roadmap for Devices and Systems (IRDS), 2020

work page 2020
[19]

Scaling silicon-based quan- tum computing using CMOS technology,

M. F. Gonzalez-Zalbaet al., “Scaling silicon-based quan- tum computing using CMOS technology,”Nature Elec- tron., vol. 4, pp. 872–884, 2021

work page 2021
[20]

Cryogenic memory technologies,

S. Alamet al., “Cryogenic memory technologies,”Nature Electron., vol. 6, pp. 185–198, 2023

work page 2023
[21]

Classical interfaces for controlling cryogenic quantum computing technologies,

J. C. Brennanet al., “Classical interfaces for controlling cryogenic quantum computing technologies,”APL Quan- tum,2, 041501 (2025)

work page 2025
[22]

Superconducting digital electronics for controlling quantum computing systems,

N. Yoshikawa, “Superconducting digital electronics for controlling quantum computing systems,”IEICE Trans. Electron., vol. E102-C, no. 3, pp. 217–223, 2019

work page 2019
[23]

Adiabatic quantum-flux-parametron: a tutorial review,

N. Takeuchiet al., “Adiabatic quantum-flux-parametron: a tutorial review,”IEICE Trans. Electron., vol. E105-C, no. 6, pp. 251–263, 2022

work page 2022
[24]

Fault-tolerant quantum computation with constant error rate,

D. Aharonov and M. Ben-Or, “Fault-tolerant quantum computation with constant error rate,”SIAM J. Com- put., vol. 38, no. 4, pp. 1207–1282, 2008

work page 2008
[25]

Elucidating reaction mechanisms on quantum computers,

M. Reiheret al., “Elucidating reaction mechanisms on quantum computers,”Proc. Natl. Acad. Sci. U.S.A., vol. 114, no. 29, pp. 7555–7560, 2017

work page 2017
[26]

Algorithms for quantum computation: Discrete logarithms and factoring,

P. W. Shor, “Algorithms for quantum computation: Discrete logarithms and factoring,” inProc. 35th An- nual Symposium on Foundations of Computer Science (FOCS), pp. 124–134, 1994

work page 1994
[27]

How to factor 2048 bit RSA integers with less than a million noisy qubits

C. Gidney, “How to factor 2048 bit RSA integers with less than a million noisy qubits,” arXiv:2505.15917, 2025

work page internal anchor Pith review Pith/arXiv arXiv 2048
[28]

Fault-tolerant quantum computation by anyons,

A. Y. Kitaev, “Fault-tolerant quantum computation by anyons,”Ann. Phys., vol. 303, pp. 2–30, 2003

work page 2003
[29]

Surface codes: Towards practical large-scale quantum computation,

A. G. Fowleret al., “Surface codes: Towards practical large-scale quantum computation,”Phys. Rev. A, vol. 86, 032324, 2012

work page 2012
[30]

Quantum low-density parity-check codes,

N. P. Breuckmann and J. N. Eberhardt, “Quantum low-density parity-check codes,”PRX Quantum, vol. 2, 040101, 2021

work page 2021
[31]

High-threshold and low-overhead fault- tolerant quantum memory,

S. Bravyiet al., “High-threshold and low-overhead fault- tolerant quantum memory,”Nature, vol. 627, pp. 778– 782, 2024

work page 2024
[32]

XLDsl Dilution Refrigerator Measurement System,

Bluefors Oy, “XLDsl Dilution Refrigerator Measurement System,” product webpage, accessed Dec. 2025. Available at https://bluefors.com/products/dilution-refrigerator- measurement-systems/xldsl-dilution-refrigerator-meas urement-system/

work page 2025
[33]

Cryogenic thermal modeling of mi- crowave high density signaling,

N. Raicuet al., “Cryogenic thermal modeling of mi- crowave high density signaling,”EPJ Quantum Technol. 12, 124 (2025)

work page 2025
[34]

Development of a cryogen-free dilution refrigerator with a cooling power of 2000µW at around 100 mK,

X. Guanet al., “Development of a cryogen-free dilution refrigerator with a cooling power of 2000µW at around 100 mK,”Rev. Sci. Instrum., vol. 96, 123901, 2025

work page 2025
[35]

KIDE cryogenic platform: large-scale cryo- genic measurement system,

Bluefors Oy, “KIDE cryogenic platform: large-scale cryo- genic measurement system,” product webpage, accessed Dec. 2025. Available at https://bluefors.com/products/ kide-cryogenic-platform/

work page 2025
[36]

IBM scientists cool down the world’s largest quantum-ready cryogenic concept sys- tem,

P. Gumann and J. Chow, “IBM scientists cool down the world’s largest quantum-ready cryogenic concept sys- tem,” IBM Quantum Blog, 8 Sept. 2022. Available at https://www.ibm.com/quantum/blog/goldeneye-cryog enic-concept-system

work page 2022
[37]

An update on the Colossus mK plat- form at Fermilab,

R. Hollisteret al., “An update on the Colossus mK plat- form at Fermilab,”IOP Conf. Ser.: Mater. Sci. Eng., vol. 1302, 012030, 2024

work page 2024
[38]

High-density wiring solution for 500- qubit scale superconducting quantum processors,

J. J. Tianet al., “High-density wiring solution for 500- qubit scale superconducting quantum processors,”Rev. Sci. Instrum.,96, 104709 (2025)

work page 2025
[39]

Scalable cryoelectronics for supercon- ducting qubit control and readout,

M. Ahmadet al., “Scalable cryoelectronics for supercon- ducting qubit control and readout,”Adv. Intell. Syst.,4, 2200079 (2022)

work page 2022
[40]

Using cryogenic CMOS control electronics to enable a two-qubit cross-resonance gate,

D. Underwoodet al., “Using cryogenic CMOS control electronics to enable a two-qubit cross-resonance gate,” PRX Quantum, vol. 5, 010326, 2024

work page 2024
[41]

Enabling technologies for scalable su- perconducting quantum computing,

A. Crootet al., “Enabling technologies for scalable su- perconducting quantum computing,” arXiv:2512.15001, 2025

work page arXiv 2025
[42]

Cryo-CMOS circuits and systems for quantum computing applications,

B. Patraet al., “Cryo-CMOS circuits and systems for quantum computing applications,”IEEE J. Solid-State Circuits, vol. 53, no. 1, pp. 309–321, 2018. 8

work page 2018
[43]

Design and characterization of a 28- nm bulk-CMOS cryogenic quantum controller dissipating less than 2 mW at 3 K,

J. C. Bardinet al., “Design and characterization of a 28- nm bulk-CMOS cryogenic quantum controller dissipating less than 2 mW at 3 K,”IEEE J. Solid-State Circuits, vol. 54, no. 11, pp. 3043–3060, 2019

work page 2019
[44]

A cryogenic CMOS chip for generat- ing control signals for multiple qubits,

S. J. Paukaet al., “A cryogenic CMOS chip for generat- ing control signals for multiple qubits,”Nature Electron., vol. 4, pp. 64–70, 2021

work page 2021
[45]

Intel introduces ‘Horse Ridge’ to enable commercially viable quantum computers,

Intel Corporation, “Intel introduces ‘Horse Ridge’ to enable commercially viable quantum computers,” 2019. Available at https://www.intc.com/news-events/press-r eleases/detail/32/intel-introduces-horse-ridge-to-enable -commercially

work page 2019
[46]

A fully Integrated cryo-CMOS SoC for state manipulation, readout, and high-speed gate pulsing of spin qubits,

J. Parket al., “A fully Integrated cryo-CMOS SoC for state manipulation, readout, and high-speed gate pulsing of spin qubits,”IEEE J. Solid-State Circuits, vol. 56, no. 11, pp. 3289–3306, 2021

work page 2021
[47]

Cryogenic CMOS for qubit control and readout,

S. Pelleranoet al., “Cryogenic CMOS for qubit control and readout,” inProc. IEEE Custom Integrated Circuits Conf. (CICC), pp. 01-08, 2022

work page 2022
[48]

Intel’s millikelvin quantum research control chip provides path to scalable quantum systems,

Intel, “Intel’s millikelvin quantum research control chip provides path to scalable quantum systems,” 2024, https: //community.intel.com/t5/Blogs/Tech-Innovation/Dat a-Center/Intel-s-Millikelvin-Quantum-Research-Contro l-Chip-Provides/post/1608558

work page arXiv 2024
[49]

A tipping pulse scheme for an rf-SQUID qubit,

X. Zhouet al., “A tipping pulse scheme for an rf-SQUID qubit,”IEEE Trans. Appl. Supercond., vol. 11, pp. 1018– 1021, 2001

work page 2001
[50]

SFQ control circuits for Josephson junction qubits,

V. K. Semenov and D. V. Averin, “SFQ control circuits for Josephson junction qubits,”IEEE Trans. Appl. Su- percond., vol. 13, pp. 960–965, 2003

work page 2003
[51]

Accurate qubit con- trol with single flux quantum pulses,

R. McDermott and M. G. Vavilov, “Accurate qubit con- trol with single flux quantum pulses,”Phys. Rev. Applied, vol. 2, 014007, 2014

work page 2014
[52]

Opti- mal qubit control using single-flux-quantum pulses,

P. J. Liebermann and F. K. Wilhelm, “Opti- mal qubit control using single-flux-quantum pulses,” Phys. Rev. Applied, vol. 6, 024022, 2016

work page 2016
[53]

Digital coherent control of a super- conducting qubit,

E. Leonardet al., “Digital coherent control of a super- conducting qubit,”Phys. Rev. Applied, vol. 11, 014009, 2019

work page 2019
[54]

Digital control of a superconducting qubit using a Josephson pulse generator at 3 K,

L. Howeet al., “Digital control of a superconducting qubit using a Josephson pulse generator at 3 K,”PRX Quantum, vol. 3, 010350, 2022

work page 2022
[55]

Coherence-limited dig- ital control of a superconducting qubit using a Joseph- son pulse generator at 3 K,

M. A. Castellanos-Beltranet al., “Coherence-limited dig- ital control of a superconducting qubit using a Joseph- son pulse generator at 3 K,”Appl. Phys. Lett., vol. 122, 192602, 2023

work page 2023
[56]

Single flux quantum-based digital con- trol of superconducting qubits in a multi-chip module,

C.-H. Liuet al., “Single flux quantum-based digital con- trol of superconducting qubits in a multi-chip module,” PRX Quantum, vol. 4, 030310, 2023

work page 2023
[57]

Quantum computer controlled by superconducting digital electronics at millikelvin temper- ature,

J. Bernhardtet al., “Quantum computer controlled by superconducting digital electronics at millikelvin temper- ature,” arXiv:2503.09879, 2025

work page arXiv 2025
[58]

Energy-efficient single flux quan- tum technology,

O. A. Mukhanov, “Energy-efficient single flux quan- tum technology,”IEEE Trans. Appl. Supercond., vol. 21, pp. 760–769, 2011

work page 2011
[59]

Microwave-multiplexed qubit con- troller using adiabatic quantum-flux-parametron logic,

N. Takeuchiet al., “Microwave-multiplexed qubit con- troller using adiabatic quantum-flux-parametron logic,” npj Quantum Inf., vol. 10, 53, 2024

work page 2024
[60]

Cryogenic control architecture for large-scale quantum computing,

J. M. Hornibrooket al., “Cryogenic control architecture for large-scale quantum computing,”Phys. Rev. Applied, vol. 3, 024010, 2015

work page 2015
[61]

Engineering cryogenic setups for 100- qubit scale superconducting circuit systems,

S. Krinneret al., “Engineering cryogenic setups for 100- qubit scale superconducting circuit systems,”EPJ Quan- tum Technol., vol. 6, 2, 2019

work page 2019
[62]

A scalable cryo-CMOS con- troller for the wideband frequency-multiplexed control of spin qubits and transmons,

J. P. G. van Dijket al., “A scalable cryo-CMOS con- troller for the wideband frequency-multiplexed control of spin qubits and transmons,”IEEE J. Solid-State Cir- cuits, vol. 55, no. 11, pp. 2930–2946, 2020

work page 2020
[63]

Control and readout of a supercon- ducting qubit using a photonic link,

F. Lecocqet al., “Control and readout of a supercon- ducting qubit using a photonic link,”Nature, vol. 591, pp. 575–579, 2021

work page 2021
[64]

Photonic link from single-flux-quantum circuits to room temperature,

M. Shenet al., “Photonic link from single-flux-quantum circuits to room temperature,”Nature Photon., vol. 18, pp. 371–378, 2024

work page 2024
[65]

All-optical superconducting qubit read- out,

G. Arnoldet al., “All-optical superconducting qubit read- out,”Nature Phys., vol. 21, pp. 393–400, 2025

work page 2025
[66]

All-optical control and multi- plexed readout of multiple superconducting qubits,

X. Panet al., “All-optical control and multi- plexed readout of multiple superconducting qubits,” arXiv:2512.21199, 2025

work page arXiv 2025
[67]

A fully packaged cryogenic optical trans- mitter directly interfaced with a superconducting chip,

B. Yinet al., “A fully packaged cryogenic optical trans- mitter directly interfaced with a superconducting chip,” Nature Electron., in press, 2026

work page 2026
[68]

THz cryo-CMOS backscatter transceiver: a contactless 4 K-300 K data interface,

J. Wanget al., “THz cryo-CMOS backscatter transceiver: a contactless 4 K-300 K data interface,” inProc. 2023 IEEE International Solid-State Circuits Conference (ISSCC), pp. 504–506, 2023

work page 2023
[69]

A wireless terahertz cryogenic intercon- nect that minimizes heat-to-information transfer,

J. Wanget al., “A wireless terahertz cryogenic intercon- nect that minimizes heat-to-information transfer,”Na- ture Electron., vol. 8, pp. 426–436, 2025

work page 2025
[70]

See the main text for additional notes and clarifications

work page
[71]

(1) should be viewed as a first-order estimate

In practice, the effective per-physical-qubit dissipation P (T) phys can increase with multiplexing due to bandwidth, linearity, and parallelism requirements, so Eq. (1) should be viewed as a first-order estimate. In particular, high multiplexing is easier to realize for readout and quasi- static biasing than for broadband microwave control, so the achiev...

work page