REVIEW 2 cited by
Scaffold-Assisted Window Junctions for Superconducting Qubit Fabrication
Not yet reviewed by Pith; the record is open.
This paper has not been read by Pith yet. Machine review is queued; the pith claim, tier, and objections will appear here once it completes.
SPECIMEN: schema-true, not a live event
T0 review · schema-true
One-sentence machine reading of the paper's core claim.
pith:XXXXXXXX · record.json · timestamp
Scaffold-Assisted Window Junctions for Superconducting Qubit Fabrication
read the original abstract
The superconducting qubit is one of the promising directions in realizing fault-tolerant quantum computing (FTQC), which requires many high-quality qubits. To achieve this, it is desirable to leverage modern semiconductor industry technology to ensure quality, uniformity, and reproducibility. However, conventional Josephson junction fabrication relies mainly on resist-assistant double-angle evaporation, posing integration challenges. Here, we demonstrate a lift-off-free qubit fabrication that integrates seamlessly with existing industrial technologies. This method employs a silicon oxide (SiO$_2$) scaffold to define an etched window with a well-controlled size to form a Josephson junction. The SiO$_2$, which has a large dielectric loss, is etched away in the final step using vapor HF leaving little residue. This Window junction (WJ) process mitigates the degradation of qubit quality during fabrication and allows clean removal of the scaffold. The WJ process is validated by inspection and Josephson junction measurement. The scaffold removal process is verified by measuring the quality factor of the resonators. Furthermore, compared to scaffolds fabricated by plasma-enhanced chemical vapor deposition (PECVD), qubits made by WJ through physical vapor deposition (PVD) achieve relaxation time up to $57\,\mu\text{s}$. Our results pave the way for a lift-off-free qubit fabrication process, designed to be compatible with modern foundry tools and capable of minimizing damage to the substrate and material surfaces.
Forward citations
Cited by 2 Pith papers
-
On-chip stencil lithography for superconducting qubits
An on-chip SiO2/Si3N4 stencil lithography mask enables shadow evaporation of Al Josephson junctions, demonstrated with transmon qubits achieving average T1 of 75 μs.
-
Review of Superconducting Qubit Devices and Their Large-Scale Integration
A review summarizing superconducting qubit types, DiVincenzo criteria implementations, coherence limits from defects, and large-scale integration strategies for quantum computing.
discussion (0)
Sign in with ORCID, Apple, or X to comment. Anyone can read and Pith papers without signing in.