REVIEW 4 major objections 4 minor 1 cited by
Scaling Nanoribbon Transistors with Monolayer Transition Metal Dichalcogenides
T0 review · 4 major / 4 minor · reviewed 2026-08-04 · deepseek-v4-flash
Pith's one-line read Top-down patterned monolayer transition-metal dichalcogenide nanoribbons retain high current density down to 25 nm channel widths, setting records for single-gated nanoribbons.
desk verdict Strong experimental paper; the central claim is credible, but the headline records rest on single devices and a 10-20% width uncertainty that isn't propagated. read the letter →
The pith
A machine-rendered reading of the paper's core claim, the machinery that carries it, and where it could break.
The reading
What carries the argument
Two fabrication innovations carry the argument. The 'anchored' contact uses a dog-bone-shaped TMD pattern, in which the ribbon widens into micrometer-scale pads under the source and drain contacts; this prevents delamination and yields over 90% working devices at 75 nm width. A litho-etch-litho-etch (LELE) multi-patterning scheme defines ribbons down to ~25 nm while keeping electron-beam dose low and thus limiting lithographic damage. Supporting evidence comes from tip-enhanced photoluminescence and electron microscopy, which show minimal edge degradation, and from transfer-length-method measurements giving contact resistance comparable to the best reported MoS2/Au contacts. Current densitie
What would settle it
Fabricate a width series of monolayer MoS2 nanoribbons from ~20 to ~100 nm on one chip, extract physical widths by the paper's Gaussian FWHM method, and plot saturation current per micron at fixed gate overdrive. If the points do not scale linearly with width, or if the 25 nm device's current density is not reproducible across several nominally identical devices, the claim that width scaling preserves current density would be contradicted. A gated Hall measurement that independently determines the conducting width would cross-check the normalization directly.
Extended reading notes
Core claim
The central claim is that top-down patterned monolayer TMD nanoribbons with channel widths down to 25 nm and lengths down to 50 nm achieve on-state currents of 560, 420, and 130 µA/µm at VDS = 1 V for MoS2, WS2, and WSe2, respectively, surpassing prior reports for single-gated nanoribbons, the WS2 by over 100 times, even in normally-off (enhancement-mode) transistors. The authors further claim that these narrow ribbons perform as well as co-fabricated micrometer-wide control devices, and that their edges remain smooth at the few-nanometer scale with mixed zigzag/armchair termination. Taken together, the paper argues that width scaling does not degrade transport in monolayer TMDs at these dim
Load-bearing premise
The load-bearing premise is that the electrically active channel width equals the physical width read from AFM/SEM contrast profiles; if the conducting path is narrower (edge depletion or reduced carrier density at mixed zigzag/armchair edges), the reported current densities are systematically overestimated by 10–20%.
Editorial extensions
If this is right
- If correct, top-down monolayer TMD nanoribbons can serve as the channel building block for gate-all-around nanosheet transistors, since sub-50 nm widths do not cost current density.
- Monolayer WS2 nanoribbons combine normally-off operation with current densities over 100 times larger than prior single-gated WS2 nanoribbons, making WS2 viable for low-power logic.
- The p-type WSe2 nanoribbon result at 130 µA/µm with enhancement-mode behavior narrows the historical performance gap between n- and p-type 2D transistors.
- The absence of measurable edge conduction in the off-state (on/off ratios above 10^8) implies that top-down edges do not create leakage paths at these widths.
- Because the process works for three different TMDs and with thin HfO2 dielectrics, the anchored-contact and multi-patterning approach should transfer to other monolayer semiconductors.
Reading between the lines
- My inference: the same process should be pushed to ~10 nm widths; below some width the mixed zigzag/armchair edges that suppress leakage will likely start scattering carriers, setting a lower limit the paper does not sample.
- My inference: the single-gate geometry used here is a test vehicle; moving to gate-all-around nanosheet transistors will change electrostatics and contact geometry, so the exact current-density numbers may not carry over.
- My inference: the >100x benchmark improvement over prior WS2 nanoribbons may partly reflect different width definitions across laboratories; a standardized width metrology would make such comparisons trustworthy.
- My inference: the low off-state leakage in nanoribbon arrays suggests dense packing is feasible; measuring threshold-voltage variation across many 25 nm devices would test manufacturability.
Signed reviews
Editorial analysis
A structured set of objections, weighed in public.
Referee Report
Summary. The paper reports top-down fabricated monolayer MoS2, WS2, and WSe2 nanoribbon transistors with channel widths down to 25 nm and lengths down to 50 nm, using 'anchored' contacts and a litho-etch-litho-etch (LELE) multi-patterning approach. The central claim is that these devices reach on-state current densities of 560, 420, and 130 µA/µm at VDS = 1 V for MoS2, WS2, and WSe2, respectively, when integrated with thin HfO2, and that the WS2 value surpasses previous single-gated monolayer TMD nanoribbons by over 100×, even in enhancement-mode operation. The paper also presents TLM contact-resistance extraction on ~30 devices, low-temperature transport, Raman/TEPL/TEM edge characterization, and off-state array measurements, and concludes that nanoribbon width scaling down to ~25 nm does not degrade transport, supporting the viability of TMD nanoribbons for future nanosheet transistors.
Significance. If the quantitative claims hold, the paper is significant: it would be one of the first demonstrations that top-down patterned monolayer TMD nanoribbons retain high current density at widths relevant to future gate-all-around nanosheet transistors, and it extends the material set to n-type MoS2, n-type WS2, and p-type WSe2. The fabrication advances (anchored contacts, LELE patterning) and the combination of electrical, optical, and structural characterization are genuine strengths. The TLM dataset with 30 devices and the low-temperature measurements add statistical and physical depth. However, the headline record claims depend on width-normalization assumptions and on single devices at the smallest widths, and the '>100×' benchmark is not independently verifiable from the provided text. These issues are load-bearing for the paper's central advertised conclusions, so the significance is conditional on their resolution.
major comments (4)
- [MoS2 nanoribbons (Fig. 2d) and Methods (width extraction)] The record current densities are normalized by channel widths extracted from Gaussian FWHM fits to AFM/SEM contrast line profiles. The paper acknowledges '3-5 nm uncertainty of our nanoribbon width estimates... which implies 10 to 20% uncertainty of current density,' but neither the abstract nor Fig. 2d propagates this uncertainty into the reported 560/420/130 µA/µm values or the 'over 100×' benchmark. At 25 nm width, a 3-5 nm error is 12-20%, comparable to or larger than the claimed record margins. The bias could also be signed: AFM tip convolution may overestimate width (making the quoted current density conservative), while edge depletion or reduced active width would make it an overestimate of active-channel current density. Please provide explicit error bars or ranges on all quoted current densities, state the direction of the likely bias, and discuss whether the electrically active
- [Figs. 2d and 4c; conclusions] The 43 nm and 25 nm MoS2 devices in Fig. 2d are described as 'two such devices' with no statistics, and the high-κ devices in Fig. 4c are presented as single representative curves without error bars or replicate counts. The robust 30-device TLM dataset is at 75 nm width, not at the 25-50 nm widths that support the 'record' and 'no degradation' claims. For load-bearing quantitative claims, either provide multiple devices at each width/dielectric condition with mean±spread, or explicitly state in the abstract and conclusions that the sub-50 nm and high-κ values are single-device demonstrations subject to width uncertainty. Without this, the 'highest current density reported to date' and 'no performance degradation' statements overreach the presented data.
- [High-κ dielectric integration and benchmarking (Fig. 4e/f)] The claim that the WS2 nanoribbon exceeds prior reports 'by over 100 times' is supported only by a reference to Supplementary Table S1, which is not present in the provided manuscript text. The main-text benchmarking plots (Fig. 4e/f) do not let the reader reproduce the comparison: prior values are shown as unlabeled/small markers with no numerical values, and the conditions (VDS, VGS range, width definition, enhancement vs. depletion mode) are not tabulated. Since this is the paper's most striking quantitative benchmark, the comparison must be made verifiable: add the supplementary table, list the prior WS2 device parameters and measured currents, and specify the normalization conventions used. Otherwise the '>100×' claim cannot be independently assessed.
- [Material characterization (Fig. 3) and conclusions] The edge-quality evidence (Raman down to ~45 nm, TEPL on ~75 nm ribbons, TEM on transferred arrays) is presented as supporting the absence of edge degradation at the record dimensions, but it is not obtained on the specific 25 nm or 50 nm high-κ devices that carry the headline claims. The TEM samples also underwent an additional transfer step that could alter edge structure. Please either provide edge characterization on ribbons at/near the record widths, or temper the conclusion that 'minimal edge degradation' is verified at the dimensions claimed in the abstract. This distinction matters because the width-dependence of edge conduction/depletion is one of the key physics questions motivating the study.
minor comments (4)
- [Abstract and Introduction] The abstract reports 560 µA/µm for MoS2 with HfO2, while the introduction states 'over 600 μA μm-1 with SiO2 gate dielectric (560 μA μm-1 with HfO2 dielectric)' and Fig. 2d shows ~620 µA/µm for the 43 nm SiO2 device. Please make the dielectric/width conditions consistent across abstract, introduction, and figure captions to avoid apparent mismatches.
- [Fig. 2d caption] The transfer curves for the 43 nm and 25 nm devices are individual curves with no markers indicating sample count. Even if replicate data are not shown, the caption should state explicitly how many devices were measured and whether the curves are representative or best-case.
- [Fig. 4e/f caption] The caption says 'Unlabeled symbols are MoS2' but several symbols in the plotted region are not individually distinguished; adding a legend or listing the numerical values of prior works in the text or a table would improve reproducibility of the benchmark.
- [Methods] The width extraction description states that AFM and/or SEM were used, but it is not stated how the two techniques were cross-calibrated or whether the Gaussian FWHM was measured on the channel region or on a wider pad. A sentence clarifying the extraction protocol and its validation would help the reader judge the 3-5 nm uncertainty estimate.
Circularity Check
No circularity: all headline currents are direct I_D measurements normalized by an independently measured AFM/SEM width; self-citations are process benchmarks, not inputs.
full rationale
The paper's central claims—on-state currents of roughly 560, 420, and 130 µA/µm for MoS2, WS2, and WSe2, and the >100× WS2 benchmark—are direct electrical measurements (I_D) divided by a channel width extracted from AFM/SEM contrast line profiles. No model, fit, or theoretical derivation is used to produce these values. The width normalization (Gaussian FWHM of the line profile) is independent physical metrology, and the paper explicitly acknowledges its uncertainty: 'We note 3-5 nm uncertainty of our nanoribbon width estimates ... which implies 10 to 20% uncertainty of current density.' Thus the width is not a tuning parameter chosen to force a record current. The TLM contact-resistance extraction (Rc < 560 Ω·µm) is a standard linear fit to measured Rtot versus Lch and is not an input to the headline currents. Self-citations (refs 6, 17, 23, 42–45) appear as process benchmarks, synthesis recipes, contact engineering references, and TEPL instrument methodology; none defines the claimed current densities, and none is invoked as a uniqueness theorem or ansatz that makes the experimental results true by definition. The caveats that do exist are evidentiary rather than circular: the >100× WS2 comparison is deferred to Supplementary Table S1 (not present in the provided text), the microscopy edge-quality evidence was obtained on 75 nm or transferred ribbons rather than on the specific 25 nm record device, and the narrowest devices are single samples with acknowledged width error. These affect confidence in the quantitative record but do not make the measurement chain self-referential. No circular step is present.
Assumptions & free parameters
assumptions (4)
- domain assumption Monolayer TMDs grown by CVD used here have the same intrinsic transport properties (mobility, mean free path) as previous reports (refs 7, 8, 20).
- domain assumption Electron mean free path of monolayer MoS2 is 3-5 nm (ref 20), so a 75 nm ribbon is in the diffusive, not edge-limited, regime.
- domain assumption Mixed zigzag/armchair edge termination produced by top-down etching does not create conducting edge states (refs 15, 39).
- domain assumption XeF2 dry etching and the CSAR resist process do not introduce electrically active defects beyond what Raman/TEPL can detect.
Cite this review
Pith. "Pith review of Scaling Nanoribbon Transistors with Monolayer Transition Metal Dichalcogenides." pith.science (2026). https://pith.science/paper/25SM65WW
@misc{pith2026250909964,
author = {Pith},
title = {Pith review of: Scaling Nanoribbon Transistors with Monolayer Transition Metal Dichalcogenides},
year = {2026},
howpublished = {\url{https://pith.science/paper/25SM65WW}},
note = {Machine review of arXiv:2509.09964}
}
abstract
Nanoscale transistors require aggressive reduction of all channel dimensions: length, width, and thickness. While monolayer two-dimensional semiconductors (2DS) offer ultimate thickness scaling, good performance has largely been achieved only in micrometer-wide channels. Here, we demonstrate both $\it{n}$- and $\it{p}$-type nanoribbon transistors based on monolayer 2DS, fabricated using a multi-patterning process, reaching channel widths and lengths down to 25-30 nm. 'Anchored' contacts improve device yield, while nanoscale imaging, including tip-enhanced photoluminescence, reveals minimal edge degradation. The devices reach on-state currents up to 560, 420, and 130 $\mu$A $\mu$m$^{-1}$ at 1 V drain-to-source voltage for $\it{n}$-type MoS$_{2}$, WS$_{2}$, and $\it{p}$-type WSe$_{2}$, respectively, integrated with thin high-$\kappa$ dielectrics. These results surpass prior reports for single-gated nanoribbons, the WS$_{2}$ by over 100 times, even in normally off (enhancement-mode) transistors. Taken together, these findings suggest that top down patterned 2DS nanoribbons are promising building blocks for future nanosheet transistors.
Forward citations
Cited by 1 Pith paper
-
Breaking the width-scaling limit in high-performance atomically thin 2D nanoribbon transistors
Monolayer and bilayer MoS2 nanoribbon transistors down to 15 nm width show up to 230% and 170% higher on-current density than wider devices, with high on/off ratios and improved mobility.
Reference graph
Works this paper leans on
-
[1]
Electric field controlled semiconductor device
Kahng, D. Electric field controlled semiconductor device. US patent 3,102,230. (1963)
1963
-
[2]
& Mistry, K
Auth, C., Allen, C., Blattner, A., Bergstrom, D., Brazier, M., Bost, M., Buehler, M., Chikarmane, V., Ghani, T., Glassman, T., Grover, R., Han, W., Hanken, D., Hattendorf, M., Hentges, P., Heussner, R., Hicks, J., Ingerly, D., Jain, P., Jaloviar, S., James, R., Jones, D., Jopling, J., Joshi, S., Kenyon, C., Liu, H., McFadden, R., McIntyre, B., Neirynck, J...
2012
-
[4]
& Banerjee, K
Cao, W., Bu, H., Vinet, M., Cao, M., Takagi, S., Hwang, S., Ghani, T. & Banerjee, K. The future transistors. Nature 620, 501–515 (2023)
2023
-
[6]
D., Shine, G., Dorgan, V
English, C. D., Shine, G., Dorgan, V. E., Saraswat, K. C. & Pop, E. Improved Contacts to MoS2 Transistors by Ultra-High Vacuum Metal Deposition. Nano Lett. 16, 3824–3830 (2016)
2016
-
[7]
P., Naylor, C
O’Brien, K. P., Naylor, C. H., Dorow, C., Maxey, K., Penumatcha, A. V., Vyatskikh, A., Zhong, T., Kitamura, A., Lee, S., Rogan, C., Mortelmans, W., Kavrik, M. S., Steinhardt, R., Buragohain, P., Dutta, S., Tronic, T., Clendenning, S., Fischer, P., Putna, E. S., Radosavljevic, M., Metz, M. & Avci, U. Process integration and future outlook of 2D transistors...
2023
-
[8]
& Duan, X
Liu, Y., Duan, X., Shin, H.-J., Park, S., Huang, Y. & Duan, X. Promises and prospects of two-dimen- sional transistors. Nature 591, 43–53 (2021)
2021
-
[9]
Lockhart de la Rosa, C. J. & Kar, G. S. Introducing 2D-material Based Devices in the Logic Scaling Roadmap. Semicond. Dig. (2024)
2024
-
[10]
IEEE International Roadmap for Devices and Systems, https://irds.ieee.org/ (accessed 2025-04-25)
2025
Show all 43 references
-
[11]
& Banerjee, K
Pal, A., Chavan, T., Jabbour, J., Cao, W. & Banerjee, K. Three-dimensional transistors with two-di- mensional semiconductors for future CMOS scaling. Nat. Electron. 7, 1147–1157 (2024)
2024
-
[12]
K., Marian, D., Toral-Lopez, A., Knobloch, T., Grasser, T
Dubey, P. K., Marian, D., Toral-Lopez, A., Knobloch, T., Grasser, T. & Fiori, G. Simulation of Verti- cally Stacked 2-D Nanosheet FETs. IEEE Trans. Electron Devices 72, 1494–1500 (2025)
2025
-
[13]
& Ren, T.-L
Wu, F., Tian, H., Shen, Y., Hou, Z., Ren, J., Gou, G., Sun, Y., Yang, Y. & Ren, T.-L. Vertical MoS2 transistors with sub-1-nm gate lengths. Nature 603, 259–264 (2022)
2022
-
[14]
& Zhou, P
Chen, S., Wang, S., Liu, Z., Wang, T., Zhu, Y., Wu, H., Liu, C. & Zhou, P. Channel and contact length scaling of two-dimensional transistors using composite metal electrodes. Nat. Electron. 8, 394–402 (2025)
2025
-
[15]
& Zhang, Y.-W
Pan, H. & Zhang, Y.-W. Edge-dependent structural, electronic and magnetic properties of MoS2 na- noribbons. J. Mater. Chem. 22, 7280–7290 (2012)
2012
-
[16]
& Chen, Z
Li, Y., Zhou, Z., Zhang, S. & Chen, Z. MoS2 Nanoribbons: High Stability and Unusual Electronic and Magnetic Properties. J. Am. Chem. Soc. 130, 16739–16744 (2008)
2008
-
[17]
Smithe, K. K. H., English, C. D., Suryavanshi, S. V. & Pop, E. Intrinsic electrical transport and per- formance projections of synthetic monolayer MoS2 devices. 2D Mater. 4, 011009 (2017)
2017
-
[18]
Wu, Z., Luo, Z., Shen, Y., Zhao, W., Wang, W., Nan, H., Guo, X., Sun, L., Wang, X., You, Y. & Ni, Z. Defects as a factor limiting carrier mobility in WSe2: A spectroscopic investigation. Nano Res. 9, 3622–3631 (2016)
2016
-
[19]
Advancing two-dimensional semiconductor devices through growth, fabrication, and contact engineering
Neilson, K. Advancing two-dimensional semiconductor devices through growth, fabrication, and contact engineering. PhD thesis, Stanford University (2025)
2025
-
[20]
Wang, M. A. & Pop, E. Monte Carlo Simulation of Electrical Transport with Joule Heating and Strain in Monolayer MoS2 Devices. Nano Lett. 25, 6841–6847 (2025)
2025
-
[21]
J., Bonini, N., Brennan, B., Gilmore, I
Mignuzzi, S., Pollard, A. J., Bonini, N., Brennan, B., Gilmore, I. S., Pimenta, M. A., Richards, D. & Roy, D. Effect of disorder on Raman scattering of single-layer MoS2. Phys. Rev. B 91, 195411 (2015)
2015
-
[22]
& Tan, P.-H
Wu, J.-B., Zhao, H., Li, Y., Ohlberg, D., Shi, W., Wu, W., Wang, H. & Tan, P.-H. Monolayer Mo- lybdenum Disulfide Nanoribbons with High Optical Anisotropy. Adv. Opt. Mater. 4, 756–762 (2016)
2016
-
[23]
Hoang, L., Jaikissoon, M., Köroğlu, Ç., Zhang, Z., Bennett, R. K. A., Song, J.-H., Yang, J. A., Ko, J.- S., Brongersma, M. L., Saraswat, K. C., Pop, E. & Mannix, A. J. Understanding the Impact of Con- tact-Induced Strain on the Electrical Performance of Monolayer WS2 Transisto...
2024
-
[24]
R., Stage, J., Strasbourg, M., Sassi, L
Li, X., Wyss, S., Yanev, E., Li, Q.-J., Wu, S., Sun, Y., Unocic, R. R., Stage, J., Strasbourg, M., Sassi, L. M., Zhu, Y., Li, J., Yang, Y., Hone, J., Borys, N., Schuck, P. J. & Harutyunyan, A. R. Width-de- pendent continuous growth of atomically thin quantum nanoribbons from n...
2024
-
[25]
Chen, S., Kim, S., Chen, W., Yuan, J., Bashir, R., Lou, J., van der Zande, A. M. & King, W. P. Mon- olayer MoS2 Nanoribbon Transistors Fabricated by Scanning Probe Lithography. Nano Lett. 19, 2092–2098 (2019)
-
[26]
K., Kim, H., Yun, S
Jiang, J., Doan, M.-H., Sun, L., Ghimire, M. K., Kim, H., Yun, S. J., Yang, H., Duong, D. L. & Lee, Y. H. Schottky-barrier quantum well in two-dimensional semiconductor nanotransistors. Mater. To- day Phys. 15, 100275 (2020)
2020
-
[27]
L., Lau, C
Kotekar-Patil, D., Deng, J., Wong, S. L., Lau, C. S. & Goh, K. E. J. Single layer MoS2 nanoribbon field effect transistor. Appl. Phys. Lett. 114, 013508 (2019)
2019
-
[28]
P., Bashir, R
Chen, S., Zhang, Y., King, W. P., Bashir, R. & van der Zande, A. M. Edge-Passivated Monolayer WSe2 Nanoribbon Transistors. Adv. Mater. 36, 2313694 (2024)
2024
-
[29]
& Chen, Z
Lan, H.-Y., Yang, S.-H., Kantre, K.-A., Cott, D., Tripathi, R., Appenzeller, J. & Chen, Z. Reliability of high-performance monolayer MoS2 transistors on scaled high-κ HfO2. Npj 2D Mater. Appl. 9, 1–8 (2025)
2025
-
[30]
P., Dorow, C
O’Brien, K. P., Dorow, C. J., Penumatcha, A., Maxey, K., Lee, S., Naylor, C. H., Hsiao, A., Holybee, B., Rogan, C., Adams, D., Tronic, T., Ma, S., Oni, A., Gupta, A. S., Bristol, R., Clendenning, S., Metz, M. & Avci, U. Advancing 2D Monolayer CMOS Through Contact, Channel and ...
2021
-
[31]
B., Lee, S., Neilson, K., Jaikissoon, M., Kim, K., Bent, S
Ko, J.-S., Shearer, A. B., Lee, S., Neilson, K., Jaikissoon, M., Kim, K., Bent, S. F., Pop, E. & Saras- wat, K. C. Achieving 1-nm-Scale Equivalent Oxide Thickness Top-Gate Dielectric on Monolayer Transition Metal Dichalcogenide Transistors With CMOS-Friendly Approaches. IEEE T...
2025
-
[32]
Ko, J.-S., Lee, S., Bennett, R. K. A., Schauble, K., Jaikissoon, M., Neilson, K., Hoang, A. T., Mannix, A. J., Kim, K., Saraswat, K. C. & Pop, E. Sub-Nanometer Equivalent Oxide Thickness and Threshold Voltage Control Enabled by Silicon Seed Layer on Monolayer MoS2 Transistors....
2025
-
[33]
& Friedman, E
Salman, E. & Friedman, E. G. High performance integrated circuit design. (McGraw-Hill, 2012)
2012
-
[34]
P., Chen, V., Wang, J., Li, Q., Johnson, A
Saunders, A. P., Chen, V., Wang, J., Li, Q., Johnson, A. C., McKeown-Green, A. S., Zeng, H. J., Mac, T. K., Trinh, M. T., Heinz, T. F., Pop, E. & Liu, F. Direct Exfoliation of Nanoribbons from Bulk van der Waals Crystals. Small 20, 2470348 (2024)
2024
-
[35]
V., Sang, X., Okogbue, E., Liu, Y., Unocic, R
Li, X., Li, B., Lei, J., Bets, K. V., Sang, X., Okogbue, E., Liu, Y., Unocic, R. R., Yakobson, B. I., Hone, J. & Harutyunyan, A. R. Nickel particle–enabled width-controlled growth of bilayer molyb- denum disulfide nanoribbons. Sci. Adv. 7, eabk1892 (2021)
2021
-
[36]
C., Li, C., Lee, S
Chowdhury, T., Kim, J., Sadler, E. C., Li, C., Lee, S. W., Jo, K., Xu, W., Gracias, D. H., Drichko, N. V., Jariwala, D., Brintlinger, T. H., Mueller, T., Park, H.-G. & Kempa, T. J. Substrate-directed syn- thesis of MoS2 nanocrystals with tunable dimensionality and optical prop...
2020
-
[37]
& Ago, H
Ma, Z., Solís-Fernández, P., Hirata, K., Lin, Y.-C., Shinokita, K., Maruyama, M., Honda, K., Kato, T., Uchida, A., Ogura, H., Otsuka, T., Hara, M., Matsuda, K., Suenaga, K., Okada, S., Kato, T., Takahashi, Y. & Ago, H. Lattice-guided growth of dense arrays of aligned transitio...
2025
-
[38]
A., Polyakov, A
Hoque, Md. A., Polyakov, A. Yu., Munkhbat, B., Iordanidou, K., Agrawal, A. V., Yankovich, A. B., Mallik, S. K., Zhao, B., Mitra, R., Kalaboukhov, A., Olsson, E., Kubatkin, S., Wiktor, J., Avila, S. L., Shegai, T. O. & Dash, S. P. Ultranarrow Semiconductor WS2 Nanoribbon Field-...
2025
-
[39]
& Remediakis, I
Davelou, D., Kopidakis, G., Kaxiras, E. & Remediakis, I. N. Nanoribbon edges of transition-metal dichalcogenides: Stability and electronic properties. Phys. Rev. B 96, 165436 (2017). 16
2017
-
[40]
A., Tran, T
Aslam, M. A., Tran, T. H., Supina, A., Siri, O., Meunier, V., Watanabe, K., Taniguchi, T., Kralj, M., Teichert, C., Sheremet, E., Rodriguez, R. D. & Matković, A. Single-crystalline nanoribbon network field effect transistors from arbitrary two-dimensional materials. Npj 2D Mat...
2022
-
[41]
Mortelmans, W., Buragohain, P., Kitamura, A., Dorow, C. J., Rogan, C., Siddiqui, L., Ramamurthy, R., Lux, J., Zhong, T., Harlson, S., Gillispie, E., Wilson, T., Toku, R., Oni, A., Penumatcha, A., Kavrik, M., Jaikissoon, M., Maxey, K., Kozhakhmetov, A., Cheng, C.-Y., Lin, C.-C....
2024
-
[42]
Smithe, K. K. H., Suryavanshi, S. V., Muñoz Rojo, M., Tedjarati, A. D. & Pop, E. Low Variability in Synthetic Monolayer MoS2 Devices. ACS Nano 11, 8456–8463 (2017)
2017
-
[43]
D., Dollard, J., Goldha- ber-Gordon, D., Heinz, T
Zhang, Z., Hoang, L., Hocking, M., Peng, Z., Hu, J., Zaborski, G., Reddy, P. D., Dollard, J., Goldha- ber-Gordon, D., Heinz, T. F., Pop, E. & Mannix, A. J. Chemically Tailored Growth of 2D Semicon- ductors via Hybrid Metal–Organic Chemical Vapor Deposition. ACS Nano 18, 25414–...
2024
- [44]
-
[45]
A., Neilson, K., Wang, M., Haughn, N., Pop, E., Mannix, A., Balogun, O
Krayev, A., Isotta, E., Hoang, L., Yang, J. A., Neilson, K., Wang, M., Haughn, N., Pop, E., Mannix, A., Balogun, O. & Wang, C.-F. Excitation Laser Energy Dependence of the Gap-Mode TERS Spectra of WS2 and MoS2 on Silver. ACS Photonics 12, 1535–1544 (2025)
2025
Reviewed August 4, 2026 · model on record in the stance chip above.
Discussion (0). Continue with ORCID to comment.