pith. sign in

arxiv: 2604.20482 · v1 · submitted 2026-04-22 · 🪐 quant-ph · cond-mat.mes-hall· physics.ins-det

Valley-Aware Optimal Control of Spin Shuttling Using Cryogenic Integrated Electronics

Pith reviewed 2026-05-09 23:58 UTC · model grok-4.3

classification 🪐 quant-ph cond-mat.mes-hallphysics.ins-det
keywords spin shuttlingvalley splittingSi/SiGe qubitscryogenic electronicsvelocity modulationoptimal controlquantum dot transportfidelity optimization
0
0 comments X

The pith

Valley-aware optimization of cryogenic on-chip waveforms achieves 99.99% average fidelity for shuttling spins over 10 micrometers at 20 m/s.

A machine-rendered reading of the paper's core claim, the machinery that carries it, and where it could break.

The paper develops an end-to-end co-simulation framework that merges spatially varying valley maps with detailed cryogenic transistor simulations including noise. It introduces a compact integrated signal generator that produces velocity-modulation waveforms by selecting among four discrete resistor settings per shuttling period, with those settings stored in on-chip memory. A noise-aware optimizer tunes only these implementable controls to counteract valley-induced spin mixing. The resulting sequences deliver the reported high fidelity and low power across many simulated disorder realizations. This demonstrates that on-chip storage and replay of optimized controls offers a practical route to reliable long-range spin transport in Si/SiGe devices.

Core claim

An end-to-end co-simulation framework that combines disorder-informed valley maps with transistor-level cryogenic circuit simulations, together with a fully integrated cryogenic shuttling-signal generator that uses discrete circuit settings stored in on-chip memory and a noise-aware optimization procedure that tunes only those implementable controls, produces velocity-modulation waveforms that achieve an average shuttling fidelity of 99.99 ± 0.007% at 20 m/s over 10 μm while consuming tens of μW during transport across simulated valley and noise realizations.

What carries the argument

The noise-aware optimization procedure that tunes only four discrete resistor settings per period to generate valley-compensating velocity-modulation waveforms within the co-simulation framework.

Load-bearing premise

The co-simulation framework accurately captures real-world valley disorder and electronic noise effects in Si/SiGe devices so that the discrete circuit settings can be implemented without additional unmodeled effects.

What would settle it

Experimental measurement of actual shuttling fidelity in a fabricated Si/SiGe device driven by the cryogenic circuit outputting the optimized waveforms, compared against the simulated 99.99% average.

Figures

Figures reproduced from arXiv: 2604.20482 by Alessandro David, Felix Motzoi, Lammert Duipmans, Lotte Geck, Nermine Chaabani, Pau Dietz Romero, Stefan van Waasen.

Figure 1
Figure 1. Figure 1: FIG. 1. End-to-end co-simulation workflow used to optimize and validate shuttling operations. The cryogenic signal generator is [PITH_FULL_IMAGE:figures/full_fig_p003_1.png] view at source ↗
Figure 2
Figure 2. Figure 2: FIG. 2. Schematic of the integrated cryogenic shuttling sig [PITH_FULL_IMAGE:figures/full_fig_p005_2.png] view at source ↗
Figure 3
Figure 3. Figure 3: FIG. 3. Schematic of the programmable RC network driving [PITH_FULL_IMAGE:figures/full_fig_p006_3.png] view at source ↗
Figure 4
Figure 4. Figure 4: FIG. 4. Analytical waveforms illustrating the effect of dis [PITH_FULL_IMAGE:figures/full_fig_p006_4.png] view at source ↗
Figure 5
Figure 5. Figure 5: FIG. 5. Noise-induced purity dispersion at an average shut [PITH_FULL_IMAGE:figures/full_fig_p008_5.png] view at source ↗
Figure 6
Figure 6. Figure 6: FIG. 6. Influence of the average shuttling velocity [PITH_FULL_IMAGE:figures/full_fig_p008_6.png] view at source ↗
Figure 8
Figure 8. Figure 8: FIG. 8. Shuttling error 1 [PITH_FULL_IMAGE:figures/full_fig_p009_8.png] view at source ↗
Figure 7
Figure 7. Figure 7: FIG. 7. Benchmark of hardware-embedded shuttling control [PITH_FULL_IMAGE:figures/full_fig_p009_7.png] view at source ↗
Figure 9
Figure 9. Figure 9: FIG. 9. Simplified layout of a single shuttling-signal phase [PITH_FULL_IMAGE:figures/full_fig_p012_9.png] view at source ↗
Figure 11
Figure 11. Figure 11: FIG. 11. Standard deviation of the final spin purity, [PITH_FULL_IMAGE:figures/full_fig_p014_11.png] view at source ↗
read the original abstract

Electron shuttling is emerging as a key mechanism for enabling long-range coupling in scalable spin-qubit architectures. Bringing shuttling waveform generation into the cryostat can improve scalability, but imposes strict area and power constraints on the control electronics. Concurrently, shuttling in Si/SiGe is further limited by a spatially varying valley splitting that induces spin--valley mixing and degrades coherence. Here, we make three contributions that address these limitations jointly: (i) an end-to-end co-simulation framework that combines disorder-informed valley maps with transistor-level cryogenic circuit simulations including electronic noise; (ii) a fully integrated cryogenic shuttling-signal generator tailored to velocity modulation, enabling period-wise waveform shaping through discrete circuit settings stored in on-chip memory; and (iii) a noise-aware optimization procedure that tunes only these implementable circuit controls, using one of four discrete resistor settings per period, to generate high-fidelity shuttling sequences. Across simulated valley and noise realizations in our co-simulation framework, the optimized velocity-modulation waveforms improve transport performance, achieving an average shuttling fidelity of $99.99 \pm 0.007\%$ at $v_{\mathrm{avg}} = 20~\mathrm{m\,s^{-1}}$ over a distance of $10~\mu\mathrm{m}$, while maintaining active analog power consumption in the tens of $\mu\mathrm{W}$ during shuttling. This validates on-chip storage and replay of optimized control settings as a practical strategy to mitigate valley disorder in scalable shuttling architectures.

Editorial analysis

A structured set of objections, weighed in public.

Desk editor's note, referee report, simulated authors' rebuttal, and a circularity audit. Tearing a paper down is the easy half of reading it; the pith above is the substance, this is the friction.

Referee Report

0 major / 4 minor

Summary. The manuscript presents an end-to-end co-simulation framework that integrates spatially varying valley splitting maps for Si/SiGe with transistor-level cryogenic noise models. It describes a fully integrated cryogenic circuit for generating velocity-modulation shuttling waveforms via discrete resistor settings (one of four per period) stored in on-chip memory, together with a noise-aware optimization that tunes only these implementable controls. Simulations across multiple valley and noise realizations report an average shuttling fidelity of 99.99 ± 0.007% at 20 m s^{-1} over 10 μm while keeping active analog power in the tens of μW.

Significance. If the co-simulation framework is representative, the work shows that on-chip replay of optimized discrete control settings can mitigate valley-disorder effects in shuttling while satisfying cryogenic power and area limits. The restriction of the optimizer to physically realizable parameters and the use of multi-realization simulations are concrete strengths that support practical scalability claims for spin-qubit architectures.

minor comments (4)
  1. Abstract: the reported uncertainty (±0.007%) should be explicitly defined (standard deviation across realizations, standard error, etc.) and the number of realizations used should be stated.
  2. Abstract: the phrase 'tens of μW' is imprecise; a specific average or range obtained from the circuit simulations would improve quantitative clarity.
  3. The manuscript would benefit from a concise description or pseudocode of the optimization procedure (objective function, constraints, and convergence criteria) to make the noise-aware tuning reproducible from the text alone.
  4. Figure or table captions that present fidelity versus velocity or power should include error bars or shaded regions corresponding to the reported variation over realizations.

Simulated Author's Rebuttal

0 responses · 0 unresolved

We thank the referee for their positive assessment of the manuscript, the recognition of its practical strengths in co-simulation and noise-aware optimization, and the recommendation for minor revision. We have prepared revisions accordingly.

Circularity Check

0 steps flagged

No significant circularity detected

full rationale

The paper describes an end-to-end co-simulation framework that integrates external valley-disorder maps with transistor-level cryogenic noise models, followed by an optimization that tunes only four discrete, implementable resistor settings per shuttling period. The reported average fidelity of 99.99 ± 0.007% is obtained by direct numerical evaluation inside this framework; it is not obtained by re-expressing the fitted controls as a prediction of themselves, nor by any self-definitional identity, ansatz smuggled via citation, or load-bearing self-citation chain. The derivation chain therefore remains self-contained against the stated external models and does not reduce to its own inputs by construction.

Axiom & Free-Parameter Ledger

1 free parameters · 1 axioms · 0 invented entities

The central claim rests on standard models of quantum dots and circuits, with the optimization introducing constrained discrete parameters rather than new free ones or entities.

free parameters (1)
  • discrete resistor settings per period
    Four discrete resistor settings are selected by the optimizer but constrained to implementable circuit values.
axioms (1)
  • domain assumption Valley splitting varies spatially according to disorder-informed maps.
    Used to generate the valley maps for co-simulation of spin-valley mixing.

pith-pipeline@v0.9.0 · 5603 in / 1321 out tokens · 36518 ms · 2026-05-09T23:58:33.410797+00:00 · methodology

discussion (0)

Sign in with ORCID, Apple, or X to comment. Anyone can read and Pith papers without signing in.

Reference graph

Works this paper leans on

49 extracted references · 7 canonical work pages · 1 internal anchor

  1. [1]

    We compute the spin purity over a set of noise seeds where each trajectory returns a noise-influenced final stateρ (k)(tf)

    Spin purity Lett f be the final time of the shuttling sequence. We compute the spin purity over a set of noise seeds where each trajectory returns a noise-influenced final stateρ (k)(tf). The average density matrix over the set of trajectories is then computed as: ¯ρ(tf) = 1 Nnoise NnoiseX k=1 ρ(k)(tf) (C1) To obtain the spin state, we compute the partial...

  2. [2]

    Let ρv(tf) = Trs[ρ(tf)] (C4) be the reduced valley density matrix, and|e(xqd(tf))⟩the local excited-valley eigenstate

    Excited valley state population The quantityp v(tf) measures the residual occupation of the excited valley state at the final quantum dot posi- tion. Let ρv(tf) = Trs[ρ(tf)] (C4) be the reduced valley density matrix, and|e(xqd(tf))⟩the local excited-valley eigenstate. The excited-valley popu- lation is defined as pv(tf) =⟨e(x qd(tf))|ρ v(tf)|e(x qd(tf))⟩....

  3. [3]

    universal

    Shuttling fidelity We define the fidelityFas the mean state fidelity with respect to a reference (“center”) state on the Bloch sphere. The center state is obtained from a test ensemble of 50 final states generated using previously unseen noise realizations and the optimized RC sequence that defines the shuttling trajectory. We then transform each final st...

  4. [4]

    Kawakami, P

    E. Kawakami, P. Scarlino, D. R. Ward, F. R. Braakman, D. E. Savage, M. G. Lagally, M. Friesen, S. N. Copper- smith, M. A. Eriksson, and L. M. K. Vandersypen, Na- ture Nanotechnology9, 666 (2014)

  5. [5]

    X. Xue, B. Patra, J. P. G. van Dijk, N. Samkharadze, S. Subramanian, A. Corna, B. Paquelet Wuetz, C. Jeon, F. Sheikh, E. Juarez-Hernandez, B. P. Esparza, H. Ram- purawala, B. Carlton, S. Ravikumar, C. Nieva, S. Kim, H.-J. Lee, A. Sammak, G. Scappucci, M. Veldhorst, F. Sebastiano, M. Babaie, S. Pellerano, E. Charbon, and L. M. K. Vandersypen, Nature593, 205 (2021)

  6. [6]

    L. M. K. Vandersypen, H. Bluhm, J. S. Clarke, A. S. Dzurak, R. Ishihara, A. Morello, D. J. Reilly, L. R. Schreiber, and M. Veldhorst, npj Quantum Information 3, 34 (2017)

  7. [7]

    L. Geck, A. Kruth, H. Bluhm, S. v. Waasen, and S. Heinen, Quantum Science and Technology5, 015004 (2019)

  8. [8]

    Volmer, T

    M. Volmer, T. Struck, A. Sala, B. Chen, M. Oberl¨ ander, T. Offermann, R. Xue, L. Visser, J.-S. Tu, S. Trel- lenkamp, L. Cywi´ nski, H. Bluhm, and L. R. Schreiber, npj Quantum Information10, 1 (2024)

  9. [9]

    K¨ unne, A

    M. K¨ unne, A. Willmes, M. Oberl¨ ander, C. Gorjaew, J. D. Teske, H. Bhardwaj, M. Beer, E. Kammerloher, R. Ot- ten, I. Seidler, R. Xue, L. R. Schreiber, and H. Bluhm, Nature Communications15, 4977 (2024)

  10. [10]

    J. M. Boter, J. P. Dehollain, J. P. van Dijk, Y. Xu, T. Hensgens, R. Versluis, H. W. Naus, J. S. Clarke, M. Veldhorst, F. Sebastiano, and L. M. Vandersypen, Physical Review Applied18, 024053 (2022)

  11. [11]

    W. K. Wootters and W. H. Zurek, Nature299, 802 (1982)

  12. [12]

    De Smet, Y

    M. De Smet, Y. Matsumoto, A.-M. J. Zwerver, L. Try- puten, S. L. de Snoo, S. V. Amitonov, S. R. Katiraee-Far, A. Sammak, N. Samkharadze, O. G¨ ul, R. N. M. Wasser- man, E. Greplov´ a, M. Rimbach-Russ, G. Scappucci, and L. M. K. Vandersypen, Nature Nanotechnology20, 866 (2025)

  13. [13]

    Struck, M

    T. Struck, M. Volmer, L. Visser, T. Offermann, R. Xue, J.-S. Tu, S. Trellenkamp, L. Cywi´ nski, H. Bluhm, and L. R. Schreiber, Nature Communications15, 1325 (2024)

  14. [14]

    R. Xue, M. Beer, I. Seidler, S. Humpohl, J.-S. Tu, S. Trel- lenkamp, T. Struck, H. Bluhm, and L. R. Schreiber, Na- ture Communications15, 2296 (2024)

  15. [15]

    David, A

    A. David, A. M. Pazhedath, L. R. Schreiber, T. Calarco, H. Bluhm, and F. Motzoi, Long distance spin shuttling enabled by few-parameter velocity optimization (2024), arXiv:2409.07600 [quant-ph]

  16. [16]

    van Riggelen-Doelman, C.-A

    F. van Riggelen-Doelman, C.-A. Wang, S. L. de Snoo, W. I. L. Lawrie, N. W. Hendrickx, M. Rimbach-Russ, A. Sammak, G. Scappucci, C. D´ eprez, and M. Veldhorst, Nature Communications15, 5716 (2024)

  17. [17]

    Cicali, M

    C. Cicali, M. Calzavara, E. Cuestas, T. Calarco, R. Zeier, and F. Motzoi, Physical Review Applied24, 024070 (2025)

  18. [18]

    Hwang, H

    S. Hwang, H. Hwang, K. Kim, A. Byun, K. Kim, S. Jeong, M. P. Soegianto, and J. Ahn, Optica Quantum 3, 64 (2025)

  19. [19]

    S. H. Hauck and V. M. Stojanovic, Enhanced shortcuts to adiabaticity for coherent atom transport in a fam- ily of two-dimensional dynamical optical lattices (2026), arXiv:2511.10472 [quant-ph]

  20. [20]

    S. An, D. Lv, A. del Campo, and K. Kim, Nature Com- munications7, 12999 (2016)

  21. [21]

    W. K. Hensinger, S. Olmschenk, D. Stick, D. Hucul, M. Yeo, M. Acton, L. Deslauriers, C. Monroe, and J. Rabchuk, Applied Physics Letters88, 034101 (2006)

  22. [22]

    Kaushal, B

    V. Kaushal, B. Lekitsch, A. Stahl, J. Hilder, D. Pijn, C. Schmiegelow, A. Bermudez, M. M¨ uller, F. Schmidt- Kaler, and U. Poschinger, AVS Quantum Science2, 014101 (2020)

  23. [23]

    Seidler, T

    I. Seidler, T. Struck, R. Xue, N. Focke, S. Trellenkamp, H. Bluhm, and L. R. Schreiber, npj Quantum Informa- tion8, 1 (2022)

  24. [24]

    Ermoneit, B

    L. Ermoneit, B. Schmidt, T. Koprucki, J. Fuhrmann, T. Breiten, A. Sala, N. Ciroth, R. Xue, L. Schreiber, and M. Kantner, Optimal Control of Conveyor-Mode Spin- Qubit Shuttling in a Si/SiGe Quantum Bus in the Pres- ence of Charged Defects (2023)

  25. [25]

    Langrock, J

    V. Langrock, J. A. Krzywda, N. Focke, I. Seidler, L. R. Schreiber, and L. Cywi´ nski, PRX Quantum4, 020305 (2023)

  26. [26]

    A. M. Pazhedath, A. David, M. Oberl¨ ander, M. M. M¨ uller, T. Calarco, H. Bluhm, and F. Motzoi, Physical Review Applied24, 034029 (2025)

  27. [27]

    A. M. J. Zwerver, T. Kr¨ ahenmann, T. F. Watson, L. Lampert, H. C. George, R. Pillarisetty, S. A. Bojarski, P. Amin, S. V. Amitonov, J. M. Boter, R. Caudillo, D. Correas-Serrano, J. P. Dehollain, G. Droulers, E. M. Henry, R. Kotlyar, M. Lodari, F. L¨ uthi, D. J. Michalak, B. K. Mueller, S. Neyens, J. Roberts, N. Samkharadze, G. Zheng, O. K. Zietz, G. Scap...

  28. [28]

    Meyer, P

    A. Meyer, P. J. Ritter, M. Neumann, P. Toth, S. Ha- lama, J. Repp, M. Brandl, B. Hampel, M. Schilling, and V. Issakov, IEEE Transactions on Instrumentation and Measurement74, 1 (2025)

  29. [29]

    Sieberer, inProc

    M. Sieberer, inProc. 2024 IEEE European Solid-State Electronics Research Conf. (ESSERC)(2024) pp. 480– 483

  30. [30]

    Stuart, R

    J. Stuart, R. Panock, C. Bruzewicz, J. Sedlacek, R. Mc- Connell, I. Chuang, J. Sage, and J. Chiaverini, Physical Review Applied11, 024010 (2019)

  31. [31]

    Nagai, T

    R. Nagai, T. Takemoto, Y. Wachi, and H. Mizuno, Phys- ical Review Applied24, 064021 (2025)

  32. [32]

    Duipmans, S

    L. Duipmans, S. V. Waasen, and L. Geck, Pulse Generation for Spin-Qubit Control Us- ing Adiabatic Charging (2025), techRxiv, 16 10.36227/techrxiv.176231736.66174866/v1

  33. [33]

    Paquelet Wuetz, M

    B. Paquelet Wuetz, M. P. Losert, S. Koelling, L. E. A. Stehouwer, A.-M. J. Zwerver, S. G. J. Philips, M. T. Madzik, X. Xue, G. Zheng, M. Lodari, S. V. Amitonov, N. Samkharadze, A. Sammak, L. M. K. Vandersypen, R. Rahman, S. N. Coppersmith, O. Moutanabbir, M. Friesen, and G. Scappucci, Nature Communications 13, 7730 (2022)

  34. [34]

    M. P. Losert, M. Oberl¨ ander, J. D. Teske, M. Volmer, L. R. Schreiber, H. Bluhm, S. Coppersmith, and M. Friesen, PRX Quantum5, 040322 (2024)

  35. [35]

    M. P. Losert, M. A. Eriksson, R. Joynt, R. Rahman, G. Scappucci, S. N. Coppersmith, and M. Friesen, Phys- ical Review B108, 125405 (2023)

  36. [36]

    Optimization of Si/SiGe Heterostructures for Large and Robust Valley Splitting in Silicon Qubits

    A. Thayil, L. Ermoneit, L. R. Schreiber, T. Koprucki, and M. Kantner, Optimization of Si/SiGe Heterostructures for Large and Robust Valley Splitting in Silicon Qubits (2025), arXiv:2512.18064 [cond-mat]

  37. [37]

    Dietz Romero, C

    P. Dietz Romero, C. Toprak, L. Duipmans, S. Van Waasen, and L. Geck, inProc. 2025 21st Int. Conf. on Synthesis, Modeling, Analysis and Sim- ulation Methods, and Applications to Circuits Design (SMACD)(2025) pp. 1–4

  38. [38]

    Borgarino, Electronics11, 526 (2022)

    M. Borgarino, Electronics11, 526 (2022)

  39. [39]

    L. Peri, A. Gomez-Saiz, C. J. B. Ford, and M. F. Gonzalez-Zalba, npj Quantum Information11, 194 (2025)

  40. [40]

    B. Gys, F. A. Mohiyaddin, R. Acharya, R. Li, K. De Greve, G. Gielen, B. Govoreanu, I. P. Radu, and F. Catthoor, inProc. 2021 IEEE 51st European Solid- State Device Research Conf. (ESSDERC)(2021) pp. 63– 66

  41. [41]

    Uhlmann, PySpectre (2026), original-date: 2022-09- 29T16:28:41Z

    Y. Uhlmann, PySpectre (2026), original-date: 2022-09- 29T16:28:41Z

  42. [42]

    Volmer, T

    M. Volmer, T. Struck, A. Sala, J.-S. Tu, S. Trellenkamp, D. D. Esposti, G. Scappucci, L. Cywi´ nski, H. Bluhm, and L. R. Schreiber, Mapping g-factors and complex in- tervalley coupling in Si/SiGe by conveyor-mode shuttling (2026), arXiv:2603.01844 [quant-ph]

  43. [43]

    Chava, H

    P. Chava, H. Alius, J. Buehler, A. R. Cabrera-Galicia, C. Degenhardt, T. Gneiting, M. Harff, T. Heide, P. Ja- vorka, M. Kessler, M. Lederer, S. Lehmann, M. Si- mon, M. Su, P. Vliex, S. V. Waassen, C. Witt, and D. Zetzsche, Evaluation of cryogenic model li- braries for FDSOI CMOS transistors (2025), techRxiv, 10.36227/techrxiv.176162139.98868081/v1

  44. [44]

    A. F. Gad, Multimedia Tools and Applications83, 58029 (2024)

  45. [45]

    Coskun and J

    A. Coskun and J. Bardin, inProc. 2014 IEEE MTT-S Int. Microwave Symp. (IMS)(2014) pp. 1–4

  46. [46]

    M. P. R. Losert, U. G¨ ung¨ ord¨ u, S. N. Coppersmith, M. Friesen, and C. Tahan, The effects of alloy disorder on strongly-driven flopping mode qubits in Si/SiGe (2025), arXiv:2512.19658 [cond-mat]

  47. [47]

    C. Pei, R. Booth, H. Ho, N. Kusaba, X. Li, M. Brodsky, P. Parries, H. Shang, R. Divakaruni, and S. Iyer, inProc. 2008 9th Int. Conf. on Solid-State and Integrated-Circuit Technology(2008) pp. 1146–1149

  48. [48]

    Roozeboom, J

    F. Roozeboom, J. Klootwijk, J. Verhoeven, E. v. d. Heuvel, W. Dekkers, S. Heil, H. v. Hemmen, R. v. d. Sanden, E. Kessels, F. L. Cornec, L. Guiraud, D. Chevrie, C. Bunel, F. Murray, H. Kim, and D. Blin, ECS Trans- actions3, 173 (2007)

  49. [49]

    Fuketa, I

    H. Fuketa, I. Akita, T. Ishikawa, H. Koike, and T. Mori, inProc. 2022 IEEE Symp. on VLSI Technology and Cir- cuits (VLSI)(2022) pp. 234–235